



The proxy is a mirage.

On the cheap op-count screen the loosely coupled accelerator posts the lowest energy and wins.

Once the simulation stage charges interconnect and off-chip traffic, its energy and latency invert:

loose accelerator: rejected (8.8 ms, 3.2 W)

vector CPU: rejected (9.5 ms)

shared-memory SoC block: survives to RTL study