

A compact request with large hidden state

Design a low-power **64-bit RISC-V-based compute subsystem** for an **XR Bench-class real-time mobile XR workload**, realize it as a **vector-capable CPU, accelerator, or SoC block**, under a **3 W TDP target in a 3 nm-class LP mobile process**, and return a **design-space report with evidence and rejected alternatives**.



What the prompt immediately forces an architect to define

XR Bench workload

multi-model streams, deadlines

CPU / accelerator / SoC block

partitioning, vector support, interfaces

3 W power envelope

activity, thermal, energy/QoE tradeoff

3 nm-class physical constraints

process, timing, leakage, signoff

ISA and ABI contract

RISC-V baseline, extensions, compatibility

Memory and data movement

locality, hierarchy, interconnect energy

Compiler/runtime stack


codegen, libraries, deployment

Reliability and verification

correctness, corner cases, rejection



One design turn: represent, act, gather evidence, reject, decide, revise



Prompt-to-loop design with evidence, rejection, and judgment, not prompt-to-chip automation.