CROSS-LAYER SEEDED FAULT INJECTION ARCHITECTURE

Stress-Testing Every Architectural Layer to Verify Deterministic MCU Safety Containment