


THE PATTERSON ROOFLINE MODEL & EMBODIED MEMORY WALL

Operational Arithmetic Intensity (FLOP/Byte) vs. Attainable Throughput on Embedded Edge Silicon (NVIDIA Jetson AGX Orin, 204.8 GB/s LPDDR5)



Architectural Takeaway: Memory bandwidth B_{mem} (not compute TFLOP/s) bounds autoregressive policy rate ($f_{max} = B_{mem} / M_{weights}$).

Action chunking H waypoints amortizes full-model weight reads, shifting operational intensity from 1.0 to 16.0+ FLOP/Byte.