

To FEB

Interface

Interface

ADC

E-Link:

HDMI  
USBType C

FPGA  
A7

USB2.0

SFP

Power To FEB

Power

SDHCal DIF

SDHCal DIF

SDHCal DIF

Version: 1.0

Design Tools: Cadence 16.6

Finish Date: 2018/04/22

Engineer: Yu Wang


Company: USTC

This study was supported by National Key Programme for S&T Research and Development (Grant NO.: 2016YFA0400400)  
and National Science Natural Science Foundation of China (Grant No.11635007).








Title		
SDHCalDIF		
Size	Document Number	Rev
A4	Top View	V1.0
Date:	Thursday, April 26, 2018	Sheet 1 of 18



# LED indicator




LED[7:0] << LED[7:0]  
 TP[3:0] << TP[3:0]  
 EXT\_TRIG\_IN << EXT\_TRIG\_IN  
 EXT\_TRIG\_OUT << EXT\_TRIG\_OUT  
 EXT\_CLK\_IN << EXT\_CLK\_IN



Title		
SDHCal DIF		
Size	Document Number	Rev
A4	A7_Auxiliary	V1.0
Date:	Wednesday, April 25, 2018	Sheet 3 of 18






D




C

B










A






XC7A100TFGG484




XC7A100TFGG484




Title		
SDHCa1 DIF		
Size	Document Number	Rev
Custom	Bank 34&35	V1.0
Date:	Wednesday, April 25, 2018	Sheet 6 of 18





## Connect to Bank14



VCCADC: Analog supply for ADC, tied to 1.8V, never be tied to GND even if ADC is not used.  
GNDADC, VREFP/N, VP/N, DXP/N tied to GND if ADC is not used.

VCCBATT is required only when using bitstream encryption. If battery is not used, connect VCCBAT to GND or VCCAUX

M[2:0]: M[2:0] = 001 for master SPI flash mode.

Connect each mode pin either directly, or via a 1k resistor to VCCO\_o or GND.

**INIT\_B:** this pin acts as an indicator for CRC error.

PROGRAM\_B: Active-Low asynchronous full-chip reset.  
PUDC\_B: Controls IO pull-up resistor during configuration.

0=Pull-up resistor during configuration  
1=3-State output during configuration

EMCCLK: An input for supplying an external configuration clock(optional)

FCS\_B: Drive the SPI flash SS/pin Low during configuration to enable the SPI flash.

**DOUT:** Only used in x1 SPI flash configuration.

DONE: Active-High signal indicating configuration is complete.


0 = FPGA not configured.

1 = FPGA configured.

**CFGBVS:** For the Axtix and Kintex, this pin determines the voltage standard supported in the configuration IO banks.


1 = 2.5V or 3.3V

0 = 1.8V or less





Title			
<b>SDHCal DAQ</b>			
Size	Document Number		Rev
A	<b>A7 Configuration</b>		V1.0
Date:	Wednesday, April 25, 2018	Sheet	8 of 18





## Required PCB Capacitor Quantities per Device:Artix7(XC7A100T FGG484)

VCCINT: 330uF(1), 4.7uF(6), 0.47uF(8)  
VCCBM: 100uF(1), 0.47uF(2)  
VCCAUX: 47uF(1), 4.7uF(3), 0.47uF(5)  
VCCO(Bank0): 47uF(1)  
VCCO: 47uF or 100uF(1), 4.7uF(2), 0.47uF(4)  
Capacitor Specifications: >100uF Tantalum, others Ceramic
















Table 3-10 USB Full-Featured Type-C Standard Cable Assembly Wiring

USB Type-C Plug #1			Wire		USB Type-C Plug #2	
Pin	Signal Name	Wire Number	Signal Name		Pin	Signal Name
A1, B1, A12, B12	GND	1 [16]	GND_PWRrt1 [GND_PWRrt2]		A1, B1, A12, B12	GND
A4, B4, A9, B9	VBUS	2 [17]	PWR_Vbus1 [PWR_Vbus2]		A4, B4, A9, B9	VBUS
A5	CC	3	CC		A5	CC
B5	VCONN	18	PWR_VCONN (See Section 4.9)		B5	VCONN
A6	Dp1	4	UTP_Dp		A6	Dp1
A7	Dn1	5	UTP_Dn		A7	Dn1
A2	SSTXp1	6	SDPp1		B11	SSRXp1
A3	SSTXn1	7	SDPn1		B10	SSRXn1
B11	SSRXp1	8	SDPp2		A2	SSTXp1
B10	SSRXn1	9	SDPn2		A3	SSTXn1
B2	SSTXp2	10	SDPp3		A11	SSRXp2
B3	SSTXn2	11	SDPn3		A10	SSRXn2
A11	SSRXp2	12	SDPp4		B2	SSTXp2
A10	SSRXn2	13	SDPn4		B3	SSTXn2
A8	SBU1	14	SBU_A		B8	SBU2
B8	SBU2	15	SBU_B		A8	SBU1
Shell	Shield		Shield		Shell	Shield

Notes:


Title		
SDHCal DIF		
Size	Document Number	Rev
A3	Interface To DAQ	V1.0
Date:	Wednesday, April 25, 2018	Sheet 11 of 18



If the SENSE pin is tied to REFCOM, the switch is connected to the internal resistor network, thus providing a VREF of 2.5V.  
 If the SENSE pin is tied to the VREF pin via a short or resistor. A short will provide a VREF of 1.0V while an external resistor will provide an alternative REF between 1.0 and 2.5V.  
 If the SENSE pin is tied to AVDD, it will disabling the reference amplifier allows the VREF pin to be driven by an external voltage reference  
 $VREF = (1+R1/R2)$


Title		
SDHCAL DIF		
Size	Document Number	Rev
A4	External ADC	V1.0
Date:	Wednesday, April 25, 2018	Sheet 12 of 18

# The B pins is forward to the innerside of board









pin 9在sfp中应该连地，在sfp+中可以作为选择速度的管脚接高。但此处应该直接连接地。



Electronic 74441-0010



Cage: 74754-0101

TX Fault is an open collector/drain output, which should be pulled up with a 4.7K~10Kohm resistor on the host board. Pull up voltage between 2.0V and VccT, R+0.3V. When high, output indicates a laser fault of some kind. Low indicates normal operation. In the low state, the output will be pulled to < 0.8V.

TX disable is an input that is used to shut down the transmitter optical output. It is pulled up within the module with a 4.7k~10 K ohm resistor. Its states are:

Low (0 ~0.8V): Transmitter on  
(>0.8, < 2.0V): Undefined  
High (2.0 ~3.465V): Transmitter Disabled  
Open:Transmitter Disabled

Mod-Def 0,1,2. These are the module definition pins. They should be pulled up with a 4.7K~10K ohm resistor on the host board. The pull-up voltage shall be VccT or VccR

Mod-Def0 is grounded by the module to indicate that the module is present

Mod-Def1 is the clock line of 2 wire serial interface for serial ID

Mod-Def2 is the data line of 2 wire serial interface for serial ID

Rate Select(I): is used to control the receiver bandwidth for compatibility with multiple data rates. If implemented, the input will be internally pulled down with > 30k?resistor. The input states are:




Low/Open,Reduced Bandwidth;High,full Bandwidth

LOS:high indicates the received optical power is below the worst-case receiver sensitivity Low indicates normal operation

VccR and VccT are the receiver and transmitter power supplies.  
They are defined as 3.3V,5% at the SFP connector pin

Title		
SDHCa1 DIF		
Size	Document Number	Rev
A4	SFP	V1.0
Date:	Wednesday, April 25, 2018	Sheet 16 of 18






Title		
SDHCAL DIF		
Size	Document Number	Rev
A4	SPF Regular IO	V1.0
Date:	Wednesday, April 25, 2018	Sheet 17 of 18

# USB2.0 Slave FIFO mode

FX2LP into a low-power(sleep) state until VBUS is reapplied and need to set eeprom configuration Byte to 400khz



Title		
SDHCal DIF		
Size A	Document Number	Rev
	USB 2.0	V1.0
Date:	Wednesday, April 25, 2018	Sheet 18 of 18