


# POWER SUPPLY


R 0805 (1%) for regulators

$V_{reg} = 1.1834 * (1 + R1/R2)$  et  $R2 = 30.1k$




# ASIC power supply

ASIC 3.3V




Vcc for Buffers, USB & external ADC




# ALTERA power supply


3.3V for banks 1, 2 & 3




Internal Power Supply




Power-on reset



negative supply for buffers



2.5V for bank 4 (LVDS)



test\_hardroc2c

MODIFIE: Thu May 6 10:30:52 2010

ETUDE:

PAGE: 1 / 8

DESSIN:


CC

LABORATOIRE DE  
L'ACCELERATEUR LINEAIRE

CNRS  
IN2P3  
U P S

ANALOG INPUTS

KEITHLEY DMM 2000 - CONNECTOR



MIRA1  
I21  
MIREALIGN

MIR2  
I23  
MIRELOS

MIR3  
I22  
MIRELOS

MIRA2  
MIREALIGN  
I17

MIRT1  
MIRETOP  
I18

MIR1  
MIRELOS  
I19

MIRB1  
MIREBOT  
I20

J3

BAR-DROIT-2X32

64	64	
63	63	in<0>
62	62	
61	61	in<1>
60	60	
59	59	in<2>
58	58	
57	57	in<3>
56	56	
55	55	in<4>
54	54	
53	53	in<5>
52	52	
51	51	in<6>
50	50	
49	49	in<7>
48	48	
47	47	in<8>
46	46	
45	45	in<9>
44	44	
43	43	in<10>
42	42	
41	41	in<11>
40	40	
39	39	in<12>
38	38	
37	37	in<13>
36	36	
35	35	in<14>
34	34	
33	33	in<15>
32	32	
31	31	in<16>
30	30	
29	29	in<17>
28	28	
27	27	in<18>
26	26	
25	25	in<19>
24	24	
23	23	in<20>
22	22	
21	21	in<21>
20	20	
19	19	in<22>
18	18	
17	17	in<23>
16	16	
15	15	in<24>
14	14	
13	13	in<25>
12	12	
11	11	in<26>
10	10	
9	9	in<27>
8	8	
7	7	in<28>
6	6	
5	5	in<29>
4	4	
3	3	in<30>
2	2	
1	1	in<31>


GND

J8

BAR-DROIT-2X32

64	64	
63	63	in<32>
62	62	
61	61	in<33>
60	60	
59	59	in<34>
58	58	
57	57	in<35>
56	56	
55	55	in<36>
54	54	
53	53	in<37>
52	52	
51	51	in<38>
50	50	
49	49	in<39>
48	48	
47	47	in<40>
46	46	
45	45	in<41>
44	44	
43	43	in<42>
42	42	
41	41	in<43>
40	40	
39	39	in<44>
38	38	
37	37	in<45>
36	36	
35	35	in<46>
34	34	
33	33	in<47>
32	32	
31	31	in<48>
30	30	
29	29	in<49>
28	28	
27	27	in<50>
26	26	
25	25	in<51>
24	24	
23	23	in<52>
22	22	
21	21	in<53>
20	20	
19	19	in<54>
18	18	
17	17	in<55>
16	16	
15	15	in<56>
14	14	
13	13	in<57>
12	12	
11	11	in<58>
10	10	
9	9	in<59>
8	8	
7	7	in<60>
6	6	
5	5	in<61>
4	4	
3	3	in<62>
2	2	
1	1	in<63>

GND



test\_hardroc2c


MODIFIE: Thu May 6 10:30:52 2010

ETUDE: PAGE: 2 / 8


DESSIN:

LABORATOIRE DE  
L'ACCELERATEUR LINEAIRE  
CNRS  
IN2P3  
U P S


# HARDROC2 CHIP




## DECOUPLAGE DU VDD(pres du chip)




test\_hardroc2c  
for microroc




CLOCKS INPUTS






I/O ASIC



au plus proche de l'altera




-----external ADC-----



Pastilles pour connexions shapes

test_hardroc2c	MODIFIE: Thu May 6 10:30:52 2010	
	ETUDE:	PAGE: 5 / 8
	DESSIN:	
	LABORATOIRE DE L'ACCELERATEUR LINEAIRE	
CNRS IN2P3 U P S		

## USB



## -----HOLD-----




## Track Mode


## Digital ASIC

## PINS TEST

holdb	P96	63
trig_ext	P92	86
pwr_on_dac	P91	87
pwr_on_adc	P90	88
pwr_on_a	P89	89
pwr_on_d	P88	90
start_acq	P87	92
resethb	P86	102
Dout1b	P77	104
Dout2b	P75	105
TransmitOn1b	P74	106
TransmitOn2b	P72	107
ChipSatb	P71	108
rst_counterb	P69	109
start_readout1	P68	110
start_readout2	P66	111
end_readout1	P65	112
end_readout2	P63	113
select	P62	114
sr_rstb	P60	115
sr_ck	P59	116
sr_in	P57	117
sr_out	P56	118
out_trig2	P95	83
out_trig1	P94	84
out_trig0	P93	85




## JTAG




## oscillateur

test\_hardroc2c


## BUFFERED OUTPUTS




## I/O from ALTERA



## I/O to ALTERA



## DAQ Connector



test\_hardroc2c

MODIFIE: Thu May 6 10:30:52 2010

ETUDE: PAGE: 7 / 8

DESSIN:

LABORATOIRE DE  
L'ACCELERATEUR LINEAIRE

CNRS  
IN2P3  
U P S

