5 4 3 2 1

MICROROC is dedicated chip for GEM/MICROMEGAS. MICROROC(pin pin compatible with HR2b) is based on HR2b same back-end, same readout format, same pinout, only the preamplifier is changing Dvnamic range 1fC~500fC




The GEM detector is designed as 37cm\*37cm, and its effictive area is 30cm\*30cm. Each Microroc ASIC has 64 readout channels. That is to say some of Microrocs cannot be full used and the unused pin should tied to GND via a capacitor. The ESD protection is necessary as there might be spark in the GEM.

## SOHCal FEB

SDHCal FEBVersion: 1.0Design Tools: Cadence 16.6Finish Date: 2018/01/27 Engineer: Yu WangCompany: USTC

Tips: If there is gibberish, please install the 'Input' font, 'Romantic' font and 'Celestina' font.

Note: All the Title and Document Number is Input, blod, size 10. Rev is Input, size 6. All the comments is Input, blue size 6
Note: All the unsalder package should value x(Not X)
capacitor: F(Not f)




There are 3 kinds of control signals


1. Daisy chain signals: sr\_in, sr\_out, start\_readout, end\_readout

2. Independent signal for each chain: Dout10, Dout20, Transmit0n10,
Transmit0n20, ChipSatb, TrigExt, StartAcq, StartReadout1, StartReadout2, sr\_rstb,
sr\_ck, sr\_in, EndReadout1, EndReadout2, sr\_out

3. Common signals for all chains: 4 LVDS signals, power on signals, reset\_b,
rst counterb, select, hold, out trigger0~2b

FPGA LVDS driver can handle directly many ASICs (6-10) for sure. But if there is more ASICs, you should use more than 1 dedicated LVDS drivers. In this design, M-LVDS buffer is used






Title


SDHCal FEB


Size Document Number


A4 Design Structure


Date: Monday, January 22, 2018 Sheet 2 of 48





































































































3



SDHCal FEB

Size ASIC E Reserved
Date: Monday, January 22, 2018 Sheet 36 of 48





3

Title SDHCal FEB Rev Signal Distributor Read Me V1.0 Date: Monday, January 22, 2018 Sheet

