5 4 3 2 1

MICROROC is dedicated chip for GEM/MICROMEGAS. MICROROC(pin pin compatible with HR2b) is based on HR2b same back-end, same readout format, same pinout, only the preamplifier is changing Dvnamic range 1fC~500fC



The GEM detector is designed as 37cm*37cm, and its effictive area is 30cm*30cm. Each Microroc ASIC has 64 readout channels. That is to say some of Microrocs cannot be full used and the unused pin should be left float to reduce the input capacitor. The ESD protection is necessary as there might be spark in the GEM.

SUHCal FEB

SDHCal FEB Version: 1.0

Design Tools: Cadence 16.6 Finish Date: 2018/01/29

Engineer: Yu Wang


Company: USTC

Tips: If there is gibberish, please install the 'Input' font, 'Romantic' font and 'Celestina' font.

Note: All the Title and Document Number is Input, blod, size 10. Rev is Input, size 6. All the comments is Input, blue size 6

Note: All the unsolder package should value x(Not X)


Capacitor: F(Not f)



There are 3 kinds of control signals
1. Daisy chain signals: sr_in, sr_out, start_readout, end_readout
2. Independent signal for each chain: Dout1b, Dout2b, Transmit0n1b,
Transmit0n2b, ChipSatb, TrigExt, StartAcq, StartReadout1, StartReadout2, sr_rstb,
sr_ck, sr_in, EndReadout1, EndReadout2, sr_out
3. Common signals for all chains: 4 LVDS signals, power on signals, reset_b,
rst_counterb, select, hold, out_trigger0~2b

FPGA LVDS driver can handle directly many ASICs (6-10) for sure. But if there is more ASICs, you should use more than 1 dedicated LVDS drivers. In this design, M-LVDS buffer is used








D


Title	SDHCal FEB					
Size A4	Document Number Design Structure					Rev v1.0
Date:	Monday January 29 2018	Sheet	2	of	48	-


2




































































































3

Title
SDHCal FEB

Size Document Number
A4 ASIC E Reserved


Date: Monday, January 29, 2018 Sheet 36 of 48







3

Title SDHCal FEB Rev Signal Distributor Read Me V1.0 Date: Monday, January 29, 2018 Sheet







Title

SDHCal FEB

Size A4 Document Number Rev V1.0

Date: Monday, January 29, 2018 Sheet 41 of 48

