



SUHCal WIF


SDHCal DIF Version: 1.0 Design Tools: Cadence 16.6 Finish Date: 2018/04/22 Engineer: Yu Wang Company: USTC


This study was supported by National Key Programme for S&T Research and Development (Grant No.: 2016YFA0400400) and National Science Natural Science Foundation of China (Grant No.11635007).


Title						
	SDHCalDIF					
Size	Document Number					Rev
A4	Top Viev					V1.0
Date:	Thursday, April 26, 2018	Sheet	1	of	18	





















Title						
	SDHCal DIF					
Size	Document Number					Rev
A4	A7 Clock					V1.0
Date:	Wednesday, April 25, 2018	Sheet	7	of	18	



Connect to Bank14



VCCADC: Analog supply for ADC, tied to 1.8V, never be tied to GND even if ADC is not used. GNDADC、VREFP/N、VP/N、DXP/N tied to GND if ADC is not used.

VCCBATT is requied only when using bitstream encryption. If battery is not used, connect VCCBAT to GND or VCCAUX

M[2:0]: M[2:0] = 001 for master SPI flash mode.

Connect each mode pin either directly, or via a 1k resister to VCCO_o or GND.

INIT B: this pin acts as an indicator for CRC error.

PROGRAM_B: Active-Low asynchronous full-chip reset.

PUDC B:Controls IO pull-up resistor during configuration. o=Pull-up resistor during configuration

1=3-State output during configuration

EMCCLK: An input for supplying an external configuration clock(optional)
FCS_B: Drive the SPI flash SS/pin Low during configuration to enable the SPI flash.
DOUT: Only used in x1 SPI flash configuration.

DONE: Active-High signal indicating configuration is complete.


o = FPGA not configured.


1 = FPGA configured. CFGBVS: For the Axtix and Kintex, this pin determines the voltage standard supported in the configuration IO banks.


1 = 2.5V or 3.3V 0 = 1.8V or less

Configure LED VCC3.3VD R38 300 PROGRAM_B4.7k 300 DONE D9 D10 Red Green Button INIT B R39 220

Title	SDHCal DAQ					
Size A	Document Number A7 Configuration	n				Rev V1.0
Date:	Wednesday, April 25, 2018	Sheet	8	of	18	•









3

MGTRERCLK: Differential clock input pin pair for the reference clock of the GTP transceiver Quad. MGTAVCC\MGTAVTT: analog power supply, need 2 dedicated LDO power supply MGTRREF: Calibration resistor input pin for the termination resistor calibration circuit. Connect to a 100 ohm resistor that is also connected to MGTAVTT.

Required PCB Capacitor Quantities per Device:Artix7(XC7A100T FGG484)


MGTAVCC: 4.7uF(1), o.1uF(2,SCo402)--> placement(D6-C6,D10-C10) using filled via in pad MGTAVTT: 4.7uF(1), o.1uF(2,SCo402)--> placement(C4-C3,B11-B12) using filled via in pad






Rev

V1.0





Size A4 Document Number

External ADC

Wednesday, April 25, 2018

Rev

V1.0

3

5

The B pins is forward to the innerside of board

			J10							J1				
TrigExt_E		A1 A	1 B1	B1 GND					GND	A1 A1	B1	B1		val_evtp
Dout1b_E	GND		2 B2	B2 B3 GND	StartAcq_E			raz chnp	GND	A2 A1 A2	B2	B2	GND	val_evtn
DOULTD_E	GND	- A3 A	3 B3	B3 GND B4	Dout2b E			raz_chnn		A4 A3	B3	B3 B4	GND	
TransmitOn1b_E		A5 A	4 B4	B5 GND					GND	A5 A4	B4	B5		ck_5p
Object F	GND		.5 B5	B6	TransmitOn2b_E			1. 10.	GND	A6 A5 A6	B5 B6	B6		ck_5n
ChipSatb_E	GND	- Δ/ Δ8 A	7 B7	B7 GND B8	StartReadout1 E			ck_40p ck_40n		A7 A6 A7	B7	B7 B8	GND GND	
StartReadout2_E	OND	AQ A	8 B8	B9 GND	Otanti toddodi i			- N_ 1011	GND	A9 A8	B8	B9	OND	Spare_LVDS_P
	GND		9 B9	B10	sr_rstb_E				GND	A10 A9 A11 A10	B9 B10	B10		Spare_LVDS_N
sr_ck_E	GND		.11 B11	B11 GND B12	sr_in_E			Dout2b_C		A11 A10 A12 A11	B11	B11 B12	GND	TransmitOn1b C
sr_out_E	GND	A12 A	12 B12	B13 GND	0,_,,_			TransmitOn2b C	GIND	A12 A12	B12	B13	GND	Transmitorrib_6
	GND	A14 .	13 B13 14 B14	B14	EndReadout2_E				GND	A14 A15 A14 A15		B14		ChipSatb_C
EndReadout1_E	GND	A15 A	15 B15	B15 GND B16	TrigExt_D			StartReadout1_C		A15 A14 A16 A15	B14 B15	B15 B16	GND	StartReadout2_C
StartAcq D	GND	Δ17 A	16 B16	B17 GND	TIIgEXD			sr rstb C		Δ17 A16	B16	B17	GND	Ctartr (cadout2_C
	GND	A10 .	17 B17 18 B18	B18	Dout1b_D					A18 A17	B17 B18	B18		sr_ck_C
Dout2b_D	CND	A19 A A20 A	19 B19	B19 GND B20	TransmitOn1b_D			sr_in_C		A19 A18 A20 A19	B19	B19 B20	GND	sr_out_C
TransmitOn2b_D	GND	Δ21 A	20 B20	B21 GND	Transmitorrib_b			EndReadout2 C	GND	A21 A20	B20	B21	GND	3i_out_o
	GND	A22 A	21 B21 22 B22	B22	ChipSatb_D				GND	A22 A21	B21 B22	B22		EndReadout1_C
StartReadout1_D			23 B23	B23 GND B24	StartReadout2 D			reset_b rst counterb		A23 A23	B23	B23 B24	GND	
sr_rstb_D	GND	- Δ25 A	24 B24	B25 GND	StartReadout2_D			ISI_COUNTED	GND	A25 A24	B24	B25	GND	select
	GND	A26 A	25 B25 26 B26	B26	sr_ck_D			TrigExt_B		A26 A25	B25 B26	B26 B27		hold
sr_in_D	OND		20 B20 27 B27	B27 GND	VCCE	OV CON IN		StartAcq_B				B27	GND	
sr_out_D	GND	A29 A	28 B28	B28 B29 GND	VCC5.0	OV_CON_IN_		Dout1b B	GND	A29 A28	B28	B28 B29	GND GND	
	GND	A30 A	29 B29 30 B30	B30	VCC5.0	DV_CON_IN			CND	A30 A29	B29	B30		Dout2b_B
	₽72 GND		30 B30 31 B31	B31 GND	EndReadout2 D			<u>₹73</u> √	O GND	A31 A30 A32 A31	B30 B31	B31	GND	TransmitOn1b B
EndReadout1 D	GND	A32 A	32 B32	B32 B33 GND	Eliureadoutz_D			TransmitOn2b B	GND	A32 A32	B32	B32 B33	GND	TransmitOn ID_B
	GND	A34 A	33 B33	B34	pwr_on_dac				GND	A34 A33	B33	B34		ChipSatb_B
pwr_on_adc	2110		34 B34 35 B35	B35 GND				StartReadout1_B		A35 A36 A36 A35	B34 B35	B35 B36	GND	StartReadout2 B
pwr_on_d	GND	Δ37 A	36 B36	B36 B37 GND	pwr_on_a		VCC5.0V	CON IN		A37 A36	B36	B37	GND	StartReadoutz_B
	GND	A38 A	37 B37	B38	TrigExt_C			_	GND	A38 A37	B37	B38		VCC5.0V_CON_IN
StartAcq_C			38 B38 39 B39	B39 GND B40	D. H. O		VCC5.0V_	CON_IN		A39 A40 A39	B38 B39	B39 B40	GND	1/005 01/ 00N IN
	GND	1 A	40 B40	3 GND	Dout1b_C				GND GND	1 A40	B40		GND	VCC5.0V_CON_IN
	GND	2 G	NDGND	4 GND	_				GND	2 GNI	GND	4	GND	
	GND		NDGND NDGND	6 GND	_				GND		GND GND	6	GND	
		Ľ		J						ON		I		
			CONN							CC	NN			
			37Pins	•					35Pin	s (10 LV	DS +	- 25 L	VCMOS)	

			J12				
sr_rstb_B		A1	A1	B1	B1	GND	
sr_ck_B	GND	A2	A2	B2	B2	- 0110	
21_CK_D	GND	A3 A4	A3	B3	B3 B4	GND	sr_in_B
sr_out_B	GND	A5	A4	B4	B5	GND	SI_III_D
or_out_B	GND	A6	A5	B5	B6	GIND	EndReadout2 B
EndReadout1 B	OND	A7	A6	B6	B7	GND	Enditoddodie_B
	GND	A8	A7	B7	B8	0.10	TrigExt_A
StartAcq_A		A9	A8	B8	B9	GND	
	GND	A10	A9	B9	B10		Dout1b_A
Dout2b_A		A11	A10 A11	B10 B11	B11	GND	
	GND	A12	A12	B12	B12		TransmitOn1b_A
TransmitOn2b_A		A13	A13		B13	GND	
CtordDoodoutt *	GND	A14	A14	B14	B14	OND	ChipSatb_A
StartReadout1_A	ONE	A15	A15		B15	GND	StartReadout2 A
sr rstb A	GND	A16 A17	A16	B16	B16 B17	GND	StattReadoutz_A
SI_ISID_A	GND	A17	A17	B17	B17	GND	sr_ck_A
sr_in_A	GND	A19	A18	B18	B19	GND	SI_CK_A
31_111_7	GND	A20	A19	B19	B20	GIND	sr_out_A
EndReadout2_A	GIND	A21	A20		B21	GND	<u> </u>
	GND	A22	A21	B21	B22	OND	EndReadout1 A
out t&h		A23	A22	B22	B23	GND	
_	GND	A24	A23	B23	B24		Cali_SW_A
Cali_DIN		A25	A24	B24 B25	B25	GND	
	GND	A26	A25 A26	B25 B26	B26		Cali_CS#
Cali_SCK	-	A27	A27	B27	B27	GND	
	GND	A28	A28	B28	B28		VCC5.0V_CON_IN
Cali_SW_B	0115	A29	A29	B29	B29	GND	VCC5.0V CON IN
out_trig0b	GND	A30 A31	A30	B30	B30 B31	GND	VCC5.UV_CON_IN
out_trigon	CND		A31	B31	B31	GND	out_trig1b
out_trig2b	GND	A32 A33	A32	B32	B32	GND	out_tig1b
out_digEb	GND	A34	A33	B33	B34	GIND	RowSelect0
RowSelect1	GIND	A35	A34	B34	B35	GND	1.0WGEIECIU
	GND	A36	A35		B36		RowSelect2
ColumnSelect0	OND	A37	A36	B36	B37	GND	TO TO GOODE
	GND	A38	A37		B38		ColumnSelect1
ColumnSelect2		A39	A38	B38	B39	GND	
	GND	A40	A39 A40	B39	B40 、		
	GND	. 1		B40 GND	3 ′	GND	_
	GND	2		GND	4	GND	_
	GND	5		GND	6	GND	_
			LOIVE	OND	l		
			со	NN			

36Pins

SDHCal DIF

Interface To Detector

Wednesday, April 25, 2018 Sheet

Rev V1.0

Female connector ERNI154744 on FEB Male connector ERNI 154767 on DIF

Warnning: The male connector and female connector has different footprint and package.
The A1 pin of male connector is connected to the A1 pin of female connector, B1(male) connect to B1(female) ...
Note that this is different from ECal system but the signal connection is the same.


D13

select R74 1.5k


Row and Column select: 6 pins Common control signal: 8 pins select RowSelect1 RowSelect1 reset_t RowSelect(RowSelect0 rst counterb pwr_on_d pwr_on_a ColumnSelect2 pwr_on_d ColumnSelect ColumnSelect1 pwr on a ColumnSelect0 Test signal: 4 pins out_t&h out_trig2b Calibration control: 5 pins


Cali_SCK
Cali_CS#
Cali_SW_A

4 pins
out t8h
out tig2b
Call SN/
Ca



Independent control signals for each chain: 15*5 = 75 pins







The recommand power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO to achieve minimum current draw and ensure that the IOs are 3-stated at power on. The power off sequen is the reverse of the power-on

The recommand power-on sequence to achieve minimun current draw for the GTP transceivers is VCCINT,VMGTAVCC,VMGTAVTT, or VMGTAVCC,VCCINT,VMGTAVTT If VCCINT and VCCBRAM have the same recommanded voltage levels then both can be powered by the same supply and ramped simultaneously If VCCAUX and VCCO have the same recommanded levels then both can be powered by the same supply and ramped simultaneously. Both VMGTAVCC and VCCINT can be ramped simultaneously.








В




CT=22nF for all channels to obtain an approximate start-up delay of 100ms Select RSnL = 10k for all channels to ensure DC accuracy SENSEn:When the voltage at this terminal drops below the threshold(VINT), #RESETn(OC) is asserted. NOTE: Adjustable Threshold Down to 0.4V









pin 9在sfp中应该连地,在sfp+中可以作为选择速度的管脚接高。但此处应该直接连接地。



Cage: 74754-0101



TX Fault is an open collector/drain output, which should be pulled up with a 4.7K~10Kohm resistor on the host board. Pull up voltage between 2.0V and VccT, R+0.3V. When high, output indicates a laser fault of some kind. Low indicates normal operation. In the low state, the output will be pulled to < 0.8V.

TX disable is an input that is used to shut down the transmitter optical output. It is pulled up within the module with a 4.7k~10 K ohm resistor. Its states are:

Low (0 ~0.8V): Transmitter on

(>0.8, <2.0V): Undefined

High (2.0 ~3.465V): Transmitter Disabled

Open:Transmitter Disabled

Mod-Def 0,1,2. These are the module definition pins. They should be pulled up with a 4.7K~10K ohm resistor on the host board. The pull-up voltage shall be VccT or VccR

Mod-Def0 is grounded by the module to indicate that the module is present

Mod-Def1 is the clock line of 2 wire serial interface for serial ID

Mod-Def2 is the data line of 2 wire serial interface for serial ID

Rate Select(I): is used to control the receiver bandwidth for compatibility with multiple data rates. If implemented, the input will be internally pulled down with > 30k?resistor. The input states are:

Low/Open, Reduced Bandwidth; High, full Bandwidth

LOS: high indicates the received optical power is below the worst-case receiver sensitivity Low indicates normal operation

VccR and VccT are the receiver and transmitter power supplys.

They are defined as 3.3V,5% at the SFP connector pin

Title						
	SDHCal DIF					
Size A4	Document Number SFP					Rev V
Date:	Wednesday, April 25, 2018	Sheet	16	of	18	

