

EEE-2103: Electronic Devices and Circuits

Dept. of Computer Science and Engineering
University of Dhaka

Prof. Sazzad M.S. Imran, PhD
Dept. of Electrical and Electronic Engineering
sazzadmsi.webnode.com

Voltage Divider Bias Configuration

Approximate analysis:

$$R_i = (\beta + 1)R_E \approx \beta R_E$$

$$\text{If } R_i \gg R_2 \rightarrow I_B \ll I_2$$

$$I_2 \approx I_1$$

$$I_B \approx 0 \text{ A compared to } I_1 \text{ or } I_2$$

$$I_1 = I_2$$

$$V_B = \frac{R_2 V_{CC}}{R_1 + R_2}$$

Approximate approach can be applied with high degree of accuracy if

$$\beta R_E \geq 10 R_2$$



$$V_E = V_B - V_{BE}$$

$$I_E = V_E / R_E$$

$$I_{CQ} \approx I_E$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$

$$V_{CEQ} = V_{CC} - I_C (R_C + R_E)$$



Voltage Divider Bias Configuration

Problem-27:

Determine the dc bias voltage V_{CE} and the current I_C for the voltage divider configuration of Fig. 27 using the approximate technique.

$$\beta R_E \geq 10R_2$$

$$(100)(1.5 \times 10^3) \geq 10(3.9 \times 10^3)$$


$150 \text{ k}\Omega \geq 39 \text{ k}\Omega$ (satisfied, so we can use approximate technique)

$$V_B = \frac{R_2 V_{CC}}{R_1 + R_2} = \frac{(3.9 \times 10^3)(22)}{39 \times 10^3 + 3.9 \times 10^3} = 2 \text{ V}$$

$$V_E = V_B - V_{BE} = 2 - 0.7 = 1.3 \text{ V}$$

$$I_{CQ} \approx I_E = V_E / R_E = 1.3 / (1.5 \times 10^3) = 0.867 \text{ mA}$$

$$\begin{aligned} V_{CEQ} &= V_{CC} - I_C(R_C + R_E) \\ &= 22 - (0.867 \times 10^{-3})(10 \times 10^3 + 1.5 \times 10^3) \\ &= 12.03 \text{ V} \end{aligned}$$



Voltage Divider Bias Configuration

Problem-28:

Determine the levels of I_{CQ} and V_{CEQ} for the voltage-divider configuration of Fig. 28 using the exact and approximate techniques and compare solutions.

Exact analysis:

$$R_{Th} = R_1 \parallel R_2 = \frac{(82 \times 10^3)(22 \times 10^3)}{82 \times 10^3 + 22 \times 10^3} = 17.35 \text{ k}\Omega$$

$$E_{Th} = V_{R2} = \frac{R_2 V_{CC}}{R_1 + R_2} = \frac{(22 \times 10^3)(18)}{82 \times 10^3 + 22 \times 10^3} = 3.81 \text{ V}$$

$$I_B = \frac{E_{Th} - V_{BE}}{R_{Th} + (\beta + 1)R_E} = \frac{3 - 0.7}{17 \times 10^3 + (51)(1.2 \times 10^3)} = 39.6 \text{ }\mu\text{A}$$

$$I_{CQ} = \beta I_{BQ} = (50)(39.6 \times 10^{-6}) = 1.98 \text{ mA}$$


$$\begin{aligned} V_{CEQ} &= V_{CC} - I_C(R_C + R_E) \\ &= 18 - (1.98 \times 10^{-3})(5.6 \times 10^3 + 1.2 \times 10^3) = 4.54 \text{ V} \end{aligned}$$

Approximate analysis:

$$\beta R_E \geq 10 R_2$$

$$(50)(1.2 \times 10^3) \geq 10(22 \times 10^3)$$

$60 \text{ k}\Omega \not\geq 39 \text{ k}\Omega$ (not satisfied, so we cannot use approximate technique)



Voltage Divider Bias Configuration

Transistor saturation:

$$V_{CE} = 0 \text{ in } V_{CEQ} = V_{CC} - I_C(R_C + R_E)$$

$$I_{Csat} = I_{Cmax} = \frac{V_{CC}}{R_C + R_E}$$

Load-line analysis:

$$I_C = 0 \text{ in } V_{CE} = V_{CC} - I_C(R_C + R_E)$$



$$V_{CE} = V_{CC}$$

Point A = (V_{CC} , 0)

$$V_{CE} = 0 \text{ in } V_{CE} = V_{CC} - I_C(R_C + R_E) \quad V_{CC}/(R_C + R_E)$$

$$I_C = \frac{V_{CC}}{R_C + R_E}$$

Point B = (0, $V_{CC}/(R_C + R_E)$)



Bias Circuit Design

Design →
 Specification of supply voltage
 Required levels of I_C and V_{CE}
 Required voltage and current across each resistor
 Resistor values are calculated by Ohm's law.


Voltage divider bias circuit design:

$I_2 \gg I_B \rightarrow V_B$ stable
 unaffected by h_{FE}
 low input impedance (low R_1, R_2)

Rule of thumb: $I_2 = I_C/10$
 large $R_1, R_2 + (I_2 > I_B)$

$V_E \gg V_{BE} \rightarrow$ minimizes effect of V_{BE} changes

Rule of thumb: $V_E = 5\text{ V}$ if $V_{CC} \geq 10\text{ V}$
 $V_E = 3\text{ V}$ if $V_{CC} < 10\text{ V}$



Bias Circuit Design

Problem-29:

Design the voltage divider bias circuit to have $V_{CE} = V_E = 5\text{ V}$ and $I_C = 5\text{ mA}$ when the supply voltage is 15 V . Assume the transistor h_{FE} is 100 .

$$R_E = V_E / I_E \approx V_E / I_C = 5 / (5 \times 10^{-3}) = 1\text{ k}\Omega$$


$$R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C} = \frac{15 - 5 - 5}{5 \times 10^{-3}} = 1\text{ k}\Omega$$

$$I_2 = I_C / 10 = 5 \times 10^{-3} / 10 = 500\text{ }\mu\text{A}$$

$$V_B = V_E + V_{BE} = 5 + 0.7 = 5.7\text{ V}$$

$$R_2 = V_B / I_2 = 5.7 / 500 \times 10^{-6} = 11.4\text{ k}\Omega \text{ (use } 12\text{ k}\Omega \text{ standard value)}$$

$$R_1 = \frac{V_{CC} - V_B}{I_2} = \frac{15 - 5.7}{500 \times 10^{-6}} = 18.6\text{ k}\Omega \text{ (use } 18\text{ k}\Omega \text{ standard value)}$$



Bias Circuit Design

Problem-30:

Design the voltage divider bias circuit in Fig. 30 to operate from a 12 V supply. The bias conditions are to be $V_{CE} = 3\text{ V}$, $V_E = 5\text{ V}$, and $I_C = 1\text{ mA}$.

$$R_4 = V_E / I_E \approx V_E / I_C = 5 / (1 \times 10^{-3}) = 5\text{ k}\Omega \text{ (use } 4.7\text{ k}\Omega \text{ standard value)}$$

With $I_C = 1\text{ mA}$ and $R_4 = 4.7\text{ k}\Omega$

$$V_E = I_C R_4 = 1 \times 10^{-3} \times 4.7 \times 10^3 = 4.7\text{ V}$$

$$V_C = V_E + V_{CE} = 4.7 + 3 = 7.7\text{ V}$$

$$V_{R3} = V_{CC} - V_C = 12 - 7.7 = 4.3\text{ V}$$


$$R_3 = V_{R3} / I_C = 4.3 / 1 \times 10^{-3} = 4.3\text{ k}\Omega$$

(use $3.9\text{ k}\Omega$ standard value to reduce V_{R3} and increase V_{CE})

$$V_B = V_E + V_{BE} = 4.7 + 0.7 = 5.4\text{ V}$$

$$I_2 = I_C / 10 = 1 \times 10^{-3} / 10 = 100\text{ }\mu\text{A}$$

$$R_2 = V_B / I_2 = 5.4 / 100 \times 10^{-6} = 54.4\text{ k}\Omega \text{ (use } 56\text{ k}\Omega \text{ standard value)}$$



Bias Circuit Design

Problem-30:

Design the voltage divider bias circuit in Fig. 30 to operate from a 12 V supply. The bias conditions are to be $V_{CE} = 3\text{ V}$, $V_E = 5\text{ V}$, and $I_C = 1\text{ mA}$.

With $R_2 = 56\text{ k}\Omega$ and $V_B = 5.4\text{ V}$

$$I_2 = V_B/R_2 = 5.4/56 \times 10^3 = 96.4\text{ }\mu\text{A}$$

$$R_1 = \frac{V_{CC} - V_B}{I_2} = \frac{12 - 5.4}{96.4 \times 10^{-6}} = 68.5\text{ k}\Omega \text{ (use } 68\text{ k}\Omega \text{ standard value)}$$

