

Figure 7.14 Single-cycle MIPS datapath enhanced to support the j instruction




Figure 7.12 Control unit internal structure




Figure 7.41 Multicycle MIPS datapath enhanced to support the j instruction




Figure 7.28 Control unit internal structure




Figure 7.42 Main controller state for j




Figure 7.59 MIPS single-cycle processor interfaced to external memory

# main:	Assembly addi \$2, \$0, 5 addi \$3, \$0, 12 addi \$7, \$3, -9 or \$4, \$7, \$2 and \$5, \$3, \$4 add \$5, \$5, \$4 beq \$5, \$7, end slt \$4, \$3, \$4 beq \$4, \$0, around addi \$5, \$0, 0 slt \$4, \$7, \$2 add \$7, \$4, \$5 sub \$7, \$7, \$2 sw \$7, 68(\$3) lw \$2, 80(\$0) j end addi \$2, \$0, 1	Description # initialize \$2 = 5 # initialize \$3 = 12 # initialize \$7 = 3 # \$4 = (3 OR 5) = 7 # \$5 = (12 AND 7) = 4 # \$5 = 4 + 7 = 11 # shouldn't be taken # \$4 = 12 < 7 = 0 # should be taken # should be taken # \$7 = 1 + 11 = 12 # \$7 = 12 - 5 = 7 # [80] = 7 # \$2 = [80] = 7 # should be taken	Address 0 4 8 c 10 14 18 1c 20 24 28 2c 30 34 38 3c 40	Machine 20020005 2003000c 2067fff7 00e22025 00642824 00a42820 10a7000a 0064202a 10800001 20050000 00e2202a 00853820 00e23822 ac670044 8c020050 08000011 20020001
end:	addi \$2, \$0, I sw \$2, 84(\$0)	# shouldn't happen # write mem[84] = 7	40 44	20020001 ac020054

Figure 7.60 Assembly and machine code for MIPS test program

20020005 2003000c 2067fff7 00e22025 00642824 00a42820 10a7000a 0064202a 10800001 20050000 00e2202a 00853820 00e23822 ac670044 8c020050 08000011 20020001 ac020054

Figure 7.61 Contents of memfile.dat