CS-223
Digital Design

Section: 3


LAB 4

Mehmet Hasat Serinkan


21901649

11.04.2022

B) Circuit schematic for your shift register design using D flip-flops.



C) Circuit schematic for your serial adder using the shift registers, full adder, and D flip-flop.



D) SystemVerilog module for synchronously resettable D flip-flop.

```
`timescale lns / lps

module dFlipFlop( input logic d, clk, reset, output logic q );

always_ff@(posedge clk, posedge reset)

begin

if(reset)
    q <= 0;
    else

q <= d;
end

endmodule</pre>
```

E) Structural SystemVerilog module for your shift register using the D flip-flop module along with the testbench.

```
'timescale lns / lps
 3 \stackrel{\dot{}}{\ominus} module shiftRegister( input logic clk, input logic reset,
      input logic shift, input logic load,
      input logic[7:0] in,
      output logic[7:0] q
      logic d0, d1, d2, d3, d4, d5, d6, d7;
      dFlipFlop dff0(d0, clk, reset, g[0]);
      dFlipFlop dffl(dl, clk, reset, q[1]);
      dFlipFlop dff2(d2, clk, reset, q[2]);
dFlipFlop dff3(d3, clk, reset, q[3]);
      dFlipFlop dff4(d4, clk, reset, q[4]);
      dFlipFlop dff5(d5, clk, reset, q[5]);
dFlipFlop dff6(d6, clk, reset, q[6]);
      dFlipFlop dff7(d7, clk, reset, q[7]);
20 🖨 always_ff @(posedge clk)
21
          begin
22
23
              if(reset)
              begin
                    d0 = 0;
                    d1 = 0;
d2 = 0;
                    d3 = 0;

d4 = 0;
                    d5 = 0;
30
                    d6 = 0;
31
                   d7 = 0;
32
34 ⊝
             else if(shift)
35 Ö
             begin
                     d0 = 0;
                    d1 = q[0];

d2 = q[1];
37
38
                    d3 = q[2];
                    d4 = q[3];

d5 = q[4];
40
41
                     d6 = q[5];
43
                     d7 = q[6];
                end
44 🖨
                else if(load)
46 🖨
                d0 = in[0];
                    d1 = in[1];
                 d1 = in[1];

d2 = in[2];

d3 = in[3];
49
50
                    d4 = in[4];
                    d5 = in[5];
d6 = in[6];
53
                     d7 = in[7];
56 🖨
```

```
1 'timescale lns / lps
3   module testbenchl();
    logic clk, reset, shift, load;
     logic [7:0] in, q;
    shiftRegister dut(clk, reset, shift, load, in, q);
 7 🖯 initial begin
 8
        reset <= 1;
9
        reset <= 0;
10
        shift <= 0;
        load <= 1;
11
       in[0] <= 0; #5;
12
13
        in[1] <= 1; #5;
       in[2] <= 1; #5;
14
       in[3] <= 0; #5;
in[4] <= 1; #5;
15
16
17
       in[5] <= 0; #5;
18
        in[6] <= 1; #5;
        in[7] <= 0; #5;
19
        load <= 0;
20
21
         shift <= 1;
22 🖨 end
23 always
24 🖯 begin
25 ;
       clk <= 1; #1;
26
        clk <= 0; #1;
27 🖨 end
28
29
30 🖨 endmodule
```

F) Structural SystemVerilog module for your serial adder using the shift register, full adder, and D flip-flop modules along with the testbench.

This module is for the last register that is register out.

```
module sumShiftRegister( input logic clk, input logic reset,
        input logic shift, input logic load,
       input logic in,
       output logic[7:0] q
    logic d0, d1, d2, d3, d4, d5, d6, d7;
9 dFlipFlop dff0(d0, clk, reset, q[0]);
10 dFlipFlop dff1(d1, clk, reset, q[1]);
      dFlipFlop dff2(d2, clk, reset, q[2]);
11 dFlipFlop dff2(d2, clk, reset, q[2]);
12 dFlipFlop dff3(d3, clk, reset, q[3]);
13 dFlipFlop dff4(d4, clk, reset, q[4]);
14 dFlipFlop dff5(d5, clk, reset, q[5]);
15 dFlipFlop dff6(d6, clk, reset, q[6]);
16
     dFlipFlop dff7(d7, clk, reset, q[7]);
17 |
18  always_ff @(posedge clk)
19 🖨
            begin
20 🖨
                if (reset)
                begin d0 = 0;
21 🖯
22
23
                      d1 = 0;
                       d2 = 0;
       d3 = 0;
25
26
                      d4 = 0;
28
                      d6 = 0;
29
                       d7 = 0;
30 🖨
               end
32 🖨
               else if(shift)
33 🖯
               begin
d0 = in;
34 :
                         d1 = q[0];

d2 = q[1];
```

```
36 :
               d2 = q[1];
37
                 d3 = q[2];
38
                 d4 = q[3];
39
                 d5 = q[4];
40
                 d6 = q[5];
41 ¦
                 d7 = q[6];
42 🖨
           end
43 :
44 🖨
      end
45
46 endmodule
47
```

This is the structural serial adder and its testbench.

```
1 'timescale lns / lps
 3 ⊕ module halfadder( input logic a, b, output logic sum, carry);
          assign sum = a ^ b;
assign carry = a & b;
 8 🖨 endmodule
10 \stackrel{\smile}{\ominus} module fulladder( input logic a, b, cin, output logic sum, cout);
12
          logic suml, carryl, carry2;
13
       //Halfadders
halfadder hal(a, b, sum1, carry1);
halfadder ha2(sum1, cin, sum, carry2);
15
16
17
        //Or gate
or( cout, carryl, carry2);
18
19
20
21 endmodule
22
24
25 - module serialAdder( input logic clk, input logic reset,
26 input logic shift, input logic load,
27 input logic[7:0] a, input logic[7:0] b,
28 output logic[7:0] aOut,
29 output logic[7:0] bOut,
30  output logic[7:0] registerSum
31 );
33
      logic d;
logic cin;
35
36 logic q;
37 :
      logic sum;
38
      logic cout;
39
40 shiftRegister sRA( clk, reset, shift, load, a, aOut);
41 | shiftRegister sRB( clk, reset, shift, load, b, bOut);
42
dFlipFlop dff( cout, clk, reset, cin);
44 | fulladder fa(a[0], b[0], cin, sum, cout);
45
46
47
48 sumShiftRegister sumShifter( clk, reset, shift, load, sum, registerSum);
49
50 🖨 endmodule
51
52
```

```
timescale lns / lps

| continuous continuou
                                 serialAdder dut(clk, r
serialAdder dut(clk, r
initial begin
reset <= 1; #300;
a[0] <= 0; #5;
a[1] <= 1; #5;
a[2] <= 0; #5;
a[3] <= 0; #5;
a[4] <= 0; #5;
a[6] <= 0; #5;
a[7] <= 0; #5;
b[0] <= 1; #5;
b[1] <= 1; #5;
b[2] <= 0; #5;
b[4] <= 1; #5;
b[5] <= 0; #5;
b[6] <= 1; #5;
b[7] <= 0; #5;
reset <= 0; #400;
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
                                                                  reset <= 0; #400;
shift <= 0;
                                                               shift <= 0;
load <= 1;
a[0] <= 0; #5;
a[1] <= 1; #5;
a[2] <= 0; #5;
a[3] <= 1; #5;
a[4] <= 0; #5;
a[6] <= 0; #5;
a[7] <= 0; #5;
b[0] <= 1; #5;
 33
34
35
   36
37
                                                                    b[1] <= 0; #5;
                                                                    b[2] <= 0; #5;
38
 39
                                                                    b[3] <= 1; #5;
40
                                                                    b[4] <= 0; #5;
 41
                                                                    b[5] <= 1; #5;
                                                                    b[6] <= 0; #5;
42
 43
                                                                  b[7] <= 1; #5;
44
                                                                    load <= 1; #5;
45
                                                                 shift <= 1;
46 🖨 end
47 🖯 always
48 🖨 begin
49
50
                                                              clk <= 1; #1;
                                                                 clk <= 0; #1;
51 🖨 end
52
53
54 🗀 endmodule
```