
# Router\_Lint\_Report

### **Initial Lint Process:**

## **Lint File Code:**

```
#Liberty files are needed for logical and physical netlist designs
set search_path "./"
set link_library " "
set_app_var enable_lint true
configure_lint_setup -goal lint_rtl
analyze -format verilog {../rtl/router_top.v ../rtl/router_fifo.v ../rtl/router_fsm.v ../rtl/router_reg.v
../rtl/router_sync.v}
elaborate router_top
check_lint
report_lint_-verbose -file ../report/report_lint_router.txt
```

### **Lint Process:**



13

### **Generated Report**

Report Summary Product Info Name: VC Static Master Shell Version: T-2022.06 -- May 30, 2022 Report Info Created: Jun 12, 2024 19:35:07 TopLevelModule: router\_top Management Summary Stage Fatals Errors Warnings Infos LANGUAGE CHECK CODING 0 0 STRUCTURAL\_CHECK CODING 0 1 0

Total 1 0 14 Tree Summary Severity Stage Tag Count -----\_\_\_\_\_ error STRUCTURAL CHECK STARC05-2.5.1.2 1 LANGUAGE CHECK ReportPortInfo-ML 1 info info STRUCTURAL\_CHECK RegInputOutput-ML 13 Total 15 STARC05-2.5.1.2 (1 error/0 waived) : STARC05-2.5.1.2 Tag Description : Tristate buffer '[Signal]' has logic in enable condition. [Hierarchy: '[DesignObjHierarchy]'] Violation : Lint:1 Goal : lint\_rtl : ./../rtl/router fifo.v FileName LineNumber : 52 Statement if(!rstn) Signal : data\_out[7:0] Module : router\_fifo DesignObjHierarchy : FIFO 0 DrivenByObj SignalInfo DesignSignalName : FIFO 0/rstn FileName : ./../rtl/router\_fifo.v LineNumber : 8 RegInputOutput-ML (13 infos/0 waived) Tag : RegInputOutput-ML Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:7 Goal : lint\_rtl

LineNumber : 7

Statement : output vld\_out\_0,vld\_out\_1,vld\_out\_2,err,busy;

Signal : busy

Module : router\_top
DesignObjHierarchy : router\_top

-----

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:8 Goal : lint rtl

FileName : ./../rtl/router top.v

LineNumber : 7

Statement : output vld\_out\_0,vld\_out\_1,vld\_out\_2,err,busy;

Signal : vld\_out\_0

Module : router\_top

DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:10 Goal : lint\_rtl

FileName : ./../rtl/router top.v

LineNumber : 7

Statement : output vld\_out\_0,vld\_out\_1,vld\_out\_2,err,busy;

Signal : vld\_out\_2

Module : router\_top

DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:11 Goal : lint\_rtl

FileName : ./../rtl/router\_top.v

LineNumber : 6

Statement : output [7:0]data out 0,data out 1,data out 2;

Signal : data\_out\_2[7:0]

Module : router\_top

DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:6 Goal : lint\_rtl

LineNumber : 5

Statement : input pkt\_valid,clock,resetn,read\_enb\_0,read\_enb\_1,read\_enb\_2;

Signal : read\_enb\_2
Module : router\_top
DesignObjHierarchy : router top

-----

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:2 Goal : lint rtl

FileName : ./../rtl/router top.v

LineNumber : 5

Statement : input pkt\_valid,clock,resetn,read\_enb\_0,read\_enb\_1,read\_enb\_2;

Signal : resetn

Module : router\_top

DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:14 Goal : lint\_rtl

FileName : ./../rtl/router top.v

LineNumber : 6

Statement : output [7:0]data\_out\_0,data\_out\_1,data\_out\_2;

Signal : data\_out\_0[7:0]

Module : router\_top

DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:9 Goal : lint\_rtl

FileName : ./../rtl/router\_top.v

LineNumber : 7

Statement : output vld\_out\_0,vld\_out\_1,vld\_out\_2,err,busy;

Signal : vld\_out\_1

Module : router\_top

DesignObjHierarchy : router\_top

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:5 Goal : lint\_rtl

LineNumber : 5

Statement : input pkt\_valid,clock,resetn,read\_enb\_0,read\_enb\_1,read\_enb\_2;

Signal : read\_enb\_1
Module : router\_top
DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:13 Goal : lint\_rtl

FileName : ./../rtl/router top.v

LineNumber : 4

Statement : input [7:0]data\_in;

Signal : data\_in[7:0]

Module : router\_top

DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:4 Goal : lint\_rtl

FileName : ./../rtl/router top.v

LineNumber : 5

Statement : input pkt\_valid,clock,resetn,read\_enb\_0,read\_enb\_1,read\_enb\_2;

Signal : read\_enb\_0

Module : router\_top

DesignObjHierarchy : router top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:3 Goal : lint\_rtl

FileName : ./../rtl/router\_top.v

LineNumber : 5

Statement : input pkt valid, clock, resetn, read enb 0, read enb 1, read enb 2;

Signal : pkt\_valid

Module : router\_top

DesignObjHierarchy : router\_top

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:12 Goal : lint\_rtl

LineNumber : 6

Statement : output [7:0]data\_out\_0,data\_out\_1,data\_out\_2;

Signal : data\_out\_1[7:0]

Module : router\_top

DesignObjHierarchy : router top

.....

ReportPortInfo-ML (1 info/0 waived)

\_\_\_\_\_

Tag : ReportPortInfo-ML

Description : Port Information for top design unit has been generated. For details see report

ReportPortInfo.rpt
Violation : Lint:15
Goal : lint\_rtl

FileName :

/home1/BRN47/HarshaVD/VLSI\_RN/Verilog\_labs/Router\_Lint/script/vcst\_rtdb/spyglass/vc\_lint0/router\_top/VC\_GOAL0/spyglass\_reports/morelint/ReportPortInfo

LineNumber : 1


Statement : # Comment : Report Top Level Module Port Info

## Waiving the STARC05-2.5.1.2 Tag:

#### **Lint File Code:**

```
#Liberty files are needed for logical and physical netlist designs set search_path "./" set link_library " " set_app_var enable_lint true configure_lint_setup -goal lint_rtl waive_lint -tag STARC05-2.5.1.2 -add clock_waive analyze -format verilog {../rtl/router_top.v ../rtl/router_fifo.v ../rtl/router_fsm.v ../rtl/router_reg.v ../rtl/router_sync.v} elaborate router_top
```

### **Lint Process:**



## **Generated Report:**

\_\_\_\_\_

#### Report Summary

#### Product Info

Name : VC Static Master Shell Version : T-2022.06 -- May 30, 2022

#### Report Info

Created: Jun 12, 2024 10:04:15

TopLevelModule: router\_top

\_\_\_\_\_

Management Summary
--------------------

Stage	ge Family Fatals Er		Error	s Wa	arnings	Infos	Waived	
LANGUAGE	_CHECK	CODIN	1G	0	0	0	1	0
STRUCTUR	AL_CHEC	K COD	ING	0	0	0	10	1
Total		0 (	0 0	)	11	1		

\_\_\_\_\_

Tree Summary

\_\_\_\_\_

Severity Stage Tag Count Waived

error STRUCTURAL\_CHECK STARC05-2.5.1.2 0 1 info LANGUAGE\_CHECK ReportPortInfo-ML 1 0 info STRUCTURAL\_CHECK RegInputOutput-ML 10 0

Total ----- 11 1

RegInputOutput-ML (10 infos/0 waived)

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:2 Goal : lint\_rtl

FileName : ./rtl/router\_top.v

LineNumber : 3

Statement : input resetn,

Signal : resetn

Module : router\_top

DesignObjHierarchy : router\_top

-----

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:7 Goal : lint rtl

FileName : ./rtl/router\_top.v

LineNumber : 13

Statement : output busy,

Signal : busy

Module : router\_top

DesignObjHierarchy : router top

-----

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:6 Goal : lint\_rtl

FileName : ./rtl/router\_top.v

LineNumber : 7

Statement : input read\_enb\_2,

Signal : read\_enb\_2
Module : router\_top
DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:3 Goal : lint\_rtl

FileName : ./rtl/router\_top.v

LineNumber : 4

Statement : input pkt\_valid,

Signal : pkt\_valid

Module : router\_top

DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:9 Goal : lint\_rtl

FileName : ./rtl/router\_top.v

LineNumber : 8

Statement : input [7:0] data\_in,

Signal : data\_in[7:0]

Module : router\_top

DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:8 Goal : lint rtl

FileName : ./rtl/router\_top.v

LineNumber : 14

Statement : output [7:0] data\_out\_0,

Signal : data\_out\_0[7:0]

Module : router\_top

DesignObjHierarchy : router\_top

.....

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:11 Goal : lint\_rtl

FileName : ./rtl/router\_top.v

LineNumber : 16

Statement : output [7:0] data\_out\_2

Signal : data\_out\_2[7:0]

Module : router\_top

DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:5 Goal : lint\_rtl

FileName : ./rtl/router\_top.v

LineNumber : 6

Statement : input read\_enb\_1,

Signal : read\_enb\_1

Module : router\_top

DesignObjHierarchy : router\_top

\_\_\_\_\_

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:10 Goal : lint\_rtl

FileName : ./rtl/router\_top.v

LineNumber : 15

Statement : output [7:0] data\_out\_1,

Signal : data\_out\_1[7:0]

Module : router\_top

DesignObjHierarchy : router\_top

-----

Tag : RegInputOutput-ML

Description : Port '[Signal]' is not registered [Hierarchy: '[DesignObjHierarchy]']

Violation : Lint:4 Goal : lint rtl

FileName : ./rtl/router\_top.v

LineNumber : 5

Statement : input read\_enb\_0,

Signal : read\_enb\_0 Module : router\_top DesignObjHierarchy : router\_top

ReportPortInfo-ML (1 info/0 waived)

\_\_\_\_\_

Tag : ReportPortInfo-ML

Description : Port Information for top design unit has been generated. For details see report

ReportPortInfo.rpt
Violation : Lint:15
Goal : lint\_rtl
FileName :

 $/home1/BRN47/HarshaVD/VLSI\_RN/Verilog\_labs/Router\_Lint/script/vcst\_rtdb/spyglass/vc\_lint0/spyglass/vc_lint0/spyglass/v$ 

 $router\_top/VC\_GOAL0/spyglass\_reports/morelint/ReportPortInfo$ 

LineNumber : 1

Statement : # Comment : Report Top Level Module Port Info