



This section introduces the Nios[®] II instruction word format and provides a detailed reference of the Nios II instruction set.

Word Formats

There are three types of Nios II instruction word format: I-type, R-type, and J-type.

I-Type

The defining characteristic of the I-type instruction word format is that it contains an immediate value embedded within the instruction word. I-type instructions words contain:

- A 6-bit opcode field OP
- Two 5-bit register fields A and B
- A 16-bit immediate data field IMM16

In most cases, fields A and IMM16 specify the source operands, and field B specifies the destination register. IMM16 is considered signed except for logical operations and unsigned comparisons.

I-type instructions include arithmetic and logical operations such as `addi` and `andi`; branch operations; load and store operations; and cache management operations.

Table 1: I-Type Instruction Format

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										OP					

R-Type

The defining characteristic of the R-type instruction word format is that all arguments and results are specified as registers. R-type instructions contain:

- A 6-bit opcode field OP
- Three 5-bit register fields A, B, and C
- An 11-bit opcode-extension field OPX

In most cases, fields A and B specify the source operands, and field C specifies the destination register.

Some R-Type instructions embed a small immediate value in the five low-order bits of OPX. Unused bits in OPX are always 0.

R-type instructions include arithmetic and logical operations such as `add` and `nor`; comparison operations such as `cmpeq` and `cmplt`; the `custom` instruction; and other operations that need only register operands.

Table 2: R-Type Instruction Format

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					OPX
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OPX										OP					

J-Type

J-type instructions contain:

- A 6-bit opcode field
- A 26-bit immediate data field

J-type instructions, such as `call` and `jmp`, transfer execution anywhere within a 256-MB range.

Table 3: J-Type Instruction Format

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IMM26															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM26										OP					

Instruction Opcodes

The OP field in the Nios II instruction word specifies the major class of an opcode as listed in the two tables below. Most values of OP are encodings for I-type instructions. One encoding, OP = 0x00, is the J-type instruction `call`. Another encoding, OP = 0x3a, is used for all R-type instructions, in which case, the OPX field differentiates the instructions. All undefined encodings of OP and OPX are reserved.

Table 4: OP Encodings

OP	Instruction	OP	Instruction	OP	Instruction	OP	Instruction
0x00	<code>call</code>	0x10	<code>cmplti</code>	0x20	<code>cmpeq</code>	0x30	<code>cmpltui</code>
0x01	<code>jmp</code>	0x11		0x21		0x31	
0x02		0x12		0x22		0x32	<code>custom</code>
0x03	<code>ldbu</code>	0x13	<code>initda</code>	0x23	<code>ldbuio</code>	0x33	<code>initd</code>
0x04	<code>addi</code>	0x14	<code>ori</code>	0x24	<code>muli</code>	0x34	<code>orhi</code>

OP	Instruction	OP	Instruction	OP	Instruction	OP	Instruction
0x05	stb	0x15	stw	0x25	stbio	0x35	stwio
0x06	br	0x16	blt	0x26	beq	0x36	bltu
0x07	ldb	0x17	ldw	0x27	ldbio	0x37	ldwio
0x08	cmpgei	0x18	cmpnei	0x28	cmpgeui	0x38	rdprs
0x09		0x19		0x29		0x39	
0x0A		0x1A		0x2A		0x3A	R-type
0x0B	ldhu	0x1B	flushda	0x2B	ldhuio	0x3B	flushd
0x0C	andi	0x1C	xori	0x2C	andhi	0x3C	xorhi
0x0D	sth	0x1D		0x2D	sthio	0x3D	
0x0E	bge	0x1E	bne	0x2E	bgeu	0x3E	
0x0F	ldh	0x1F		0x2F	ldhio	0x3F	

Table 5: OPX Encodings for R-Type Instructions

OPX	Instruction	OPX	Instruction	OPX	Instruction	OPX	Instruction
0x00		0x10	cmplt	0x20	cmpeq	0x30	cmpltu
0x01	eret	0x11		0x21		0x31	add
0x02	roli	0x12	slli	0x22		0x32	
0x03	rol	0x13	sll	0x23		0x33	
0x04	flushp	0x14	wrprs	0x24	divu	0x34	break
0x05	ret	0x15		0x25	div	0x35	
0x06	nor	0x16	or	0x26	rdctl	0x36	sync
0x07	mulxuu	0x17	mulxsu	0x27	mul	0x37	
0x08	cmpge	0x18	cmpne	0x28	cmpgeu	0x38	
0x09	bret	0x19		0x29	initi	0x39	sub
0x0A		0x1A	srli	0x2A		0x3A	srai
0x0B	ror	0x1B	srl	0x2B		0x3B	sra
0x0C	flushi	0x1C	nextpc	0x2C		0x3C	
0x0D	jmp	0x1D	callr	0x2D	trap	0x3D	
0x0E	and	0x1E	xor	0x2E	wrcctl	0x3E	
0x0F		0x1F	mulxss	0x2F		0x3F	

Assembler Pseudo-Instructions

Pseudo-instructions are used in assembly source code like regular assembly instructions. Each pseudo-instruction is implemented at the machine level using an equivalent instruction. The `movia` pseudo-

instruction is the only exception, being implemented with two instructions. Most pseudo-instructions do not appear in disassembly views of machine code.

Table 6: Assembler Pseudo-Instructions

Pseudo-Instruction	Equivalent Instruction
bgt rA, rB, label	blt rB, rA, label
bgtu rA, rB, label	bltu rB, rA, label
ble rA, rB, label	bge rB, rA, label
bleu rA, rB, label	bgeu rB, rA, label
cmpgt rC, rA, rB	cmplt rC, rB, rA
cmpgti rB, rA, IMMED	cmpgei rB, rA, (IMMED+1)
cmpgtu rC, rA, rB	cmpltu rC, rB, rA
cmpgtui rB, rA, IMMED	cmpgeui rB, rA, (IMMED+1)
cmple rC, rA, rB	cmpge rC, rB, rA
cmplei rB, rA, IMMED	cmplti rB, rA, (IMMED+1)
cmpleu rC, rA, rB	cmpgeu rC, rB, rA
cmpleui rB, rA, IMMED	cmpltui rB, rA, (IMMED+1)
mov rC, rA	add rC, rA, r0
movhi rB, IMMED	orhi rB, r0, IMMED
movi rB, IMMED	addi, rB, r0, IMMED
movia rB, label	orhi rB, r0, %hiadj(label) addi, rB, r0, %lo(label)
movui rB, IMMED	ori rB, r0, IMMED
nop	add r0, r0, r0
subi rB, rA, IMMED	addi rB, rA, (-IMMED)

Refer to the *Application Binary Interface* chapter of the *Nios II Processor Reference Handbook* for more information about global pointers.

Related Information

[Application Binary Interface](#)

Assembler Macros

The Nios II assembler provides macros to extract halfwords from labels and from 32-bit immediate values. These macros return 16-bit signed values or 16-bit unsigned values depending on where they are used. When used with an instruction that requires a 16-bit signed immediate value, these macros return a value ranging from -32768 to 32767. When used with an instruction that requires a 16-bit unsigned immediate value, these macros return a value ranging from 0 to 65535.

Table 7: Assembler Macros

Macro	Description	Operation
%lo(immed32)	Extract bits [15..0] of immed32	immed32 & 0xFFFF
%hi(immed32)	Extract bits [31..16] of immed32	(immed32 >> 16) & 0xFFFF
%hiadj(immed32)	Extract bits [31..16] and adds bit 15 of immed32	((immed32 >> 16) & 0xFFFF) + ((immed32 >> 15) & 0x1)
%gprel(immed32)	Replace the immed32 address with an offset from the global pointer	immed32 - _gp

Refer to the *Application Binary Interface* chapter of the *Nios II Processor Reference Handbook* for more information about global pointers.

Related Information

[Application Binary Interface](#)

Instruction Set Reference

The following pages list all Nios II instruction mnemonics in alphabetical order.

Table 8: Notation Conventions

Notation	Meaning
$X \leftarrow Y$	X is written with Y
$PC \leftarrow X$	The program counter (PC) is written with address X; the instruction at X is the next instruction to execute
PC	The address of the assembly instruction in question
rA, rB, rC	One of the 32-bit general-purpose registers
prs.rA	General-purpose register rA in the previous register set
IMMn	An n-bit immediate value, embedded in the instruction word
IMMED	An immediate value
X_n	The nth bit of X, where n = 0 is the LSB
$X_{n..m}$	Consecutive bits n through m of X
0xNNMM	Hexadecimal notation
$X : Y$	Bitwise concatenation For example, $(0x12 : 0x34) = 0x1234$
$\sigma(X)$	The value of X after being sign-extended to a full register-sized signed integer
$X \gg n$	The value X after being right-shifted n bit positions
$X \ll n$	The value X after being left-shifted n bit positions
$X \& Y$	Bitwise logical AND

Notation	Meaning
$X \mid Y$	Bitwise logical OR
$X \wedge Y$	Bitwise logical XOR
$\sim X$	Bitwise logical NOT (one's complement)
Mem8[X]	The byte located in data memory at byte address X
Mem16[X]	The halfword located in data memory at byte address X
Mem32[X]	The word located in data memory at byte address X
label	An address label specified in the assembly file
(signed) rX	The value of rX treated as a signed number
(unsigned) rX	The value of rX treated as an unsigned number

Note: All register operations apply to the current register set, except as noted.

The following exceptions are not listed for each instruction because they can occur on any instruction fetch:

- Supervisor-only instruction address
- Fast TLB miss (instruction)
- Double TLB miss (instruction)
- TLB permission violation (execute)
- MPU region violation (instruction)

For information about these and all Nios II exceptions, refer to the *Programming Model* chapter of the *Nios II Processor Reference Handbook*.

Related Information

[Programming Model](#)

add

Instruction	add
Operation	$rC \leftarrow rA + rB$
Assembler Syntax	add rC, rA, rB
Example	add r6, r7, r8
Description	Calculates the sum of rA and rB. Stores the result in rC. Used for both signed and unsigned addition.

Usage	<p>Carry Detection (unsigned operands):</p> <p>Following an add operation, a carry out of the MSB can be detected by checking whether the unsigned sum is less than one of the unsigned operands. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. The following code shows both cases:</p> <pre> add rC, rA, rB cmpltu rD, rC, rA add rC, rA, rB bltu rC, rA, label # The original add operation # rD is written with the carry bit # The original add operation # Branch if carry generated </pre> <p>Overflow Detection (signed operands):</p> <p>An overflow is detected when two positives are added and the sum is negative, or when two negatives are added and the sum is positive. The overflow condition can control a conditional branch, as shown in the following code:</p> <pre> add rC, rA, rB xor rD, rC, rA xor rE, rC, rB and rD, rD, rE blt rD, r0, label # The original add operation # Compare signs of sum and rA # Compare signs of sum and rB # Combine comparisons # Branch if overflow occurred </pre>
Exceptions	None
Instruction Type	R
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>C = Register index of operand rC</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x31
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x31					0					0x3A					

addi

Instruction	addi
Operation	$rB \leftarrow rA + \sigma(\text{IMM16})$
Assembler Syntax	addi rB, rA, IMM16
Example	addi r6, r7, -100
Description	Sign-extends the 16-bit immediate value and adds it to the value of rA. Stores the sum in rB.

Usage	<p>Carry Detection (unsigned operands):</p> <p>Following an addi operation, a carry out of the MSB can be detected by checking whether the unsigned sum is less than one of the unsigned operands. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. The following code shows both cases:</p> <pre>addi rB, rA, IMM16 cmpltu rD, rB, rA addi rB, rA, IMM16 bltu rB, rA, label</pre> <p># The original add operation # rD is written with the carry bit # The original add operation # Branch if carry generated</p> <p>Overflow Detection (signed operands):</p> <p>An overflow is detected when two positives are added and the sum is negative, or when two negatives are added and the sum is positive. The overflow condition can control a conditional branch, as shown in the following code:</p> <pre>addi rB, rA, IMM16 xor rC, rB, rA xorhi rD, rB, IMM16 and rC, rC, rD blt rC, r0, label</pre> <p># The original add operation # Compare signs of sum and rA # Compare signs of sum and IMM16 # Combine comparisons # Branch if overflow occurred</p>
Exceptions	None
Instruction Type	I

Instruction Fields								A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value							
Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x04					

and

Instruction	bitwise logical and
Operation	$rC \leftarrow rA \& rB$
Assembler Syntax	and rC, rA, rB
Example	and r6, r7, r8
Description	Calculates the bitwise logical AND of rA and rB and stores the result in rC.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x0e
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0e					0					0x3A					

andhi

Instruction	bitwise logical and immediate into high halfword
Operation	$rB \leftarrow rA \& (IMM16 : 0x0000)$

Assembler Syntax	<code>andi rB, rA, IMM16</code>
Example	<code>andi r6, r7, 100</code>
Description	Calculates the bitwise logical AND of rA and (IMM16 : 0x0000) and stores the result in rB.
Exceptions	None
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x2c					

andi

Instruction	bitwise logical and immediate
Operation	$rB \leftarrow rA \& (0x0000 : IMM16)$
Assembler Syntax	<code>andi rB, rA, IMM16</code>
Example	<code>andi r6, r7, 100</code>
Description	Calculates the bitwise logical AND of rA and (0x0000 : IMM16) and stores the result in rB.
Exceptions	None
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

Bit Fields															
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x0c					

beq

Instruction	branch if equal
Operation	if (rA == rB) then $PC \leftarrow PC + 4 + \sigma(\text{IMM16})$ else $PC \leftarrow PC + 4$
Assembler Syntax	beq rA, rB, label
Example	beq r6, r7, label
Description	If rA == rB, then beq transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following beq. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions	Misaligned destination address
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x26					

bge

Instruction	branch if greater than or equal signed
-------------	--

Operation	if ((signed) rA >= (signed) rB) then PC ← PC + 4 + σ(IMM16) else PC ← PC + 4
Assembler Syntax	bge rA, rB, label
Example	bge r6, r7, top_of_loop
Description	If (signed) rA >= (signed) rB, then bge transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bge. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions	Misaligned destination address
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x0e					

bgeu

Instruction	branch if greater than or equal unsigned
Operation	if ((unsigned) rA >= (unsigned) rB) then PC ← PC + 4 + σ(IMM16) else PC ← PC + 4
Assembler Syntax	bgeu rA, rB, label
Example	bgeu r6, r7, top_of_loop

Description	If (unsigned) $rA \geq$ (unsigned) rB , then <code>bgeu</code> transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following <code>bgeu</code> . The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions	Misaligned destination address
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x2e					

bgt

Instruction	branch if greater than signed
Operation	if ((signed) $rA >$ (signed) rB) then $PC \leftarrow \text{label}$ else $PC \leftarrow PC + 4$
Assembler Syntax	<code>bgt rA, rB, label</code>
Example	<code>bgt r6, r7, top_of_loop</code>
Description	If (signed) $rA >$ (signed) rB , then <code>bgt</code> transfers program control to the instruction at label.
Pseudo-instruction	<code>bgt</code> is implemented with the <code>blt</code> instruction by swapping the register operands.

bgtu

Instruction	branch if greater than unsigned
-------------	---------------------------------

Operation	if ((unsigned) rA > (unsigned) rB) then PC ← label else PC ← PC + 4
Assembler Syntax	bgtu rA, rB, label
Example	bgtu r6, r7, top_of_loop
Description	If (unsigned) rA > (unsigned) rB, then bgtu transfers program control to the instruction at label.
Pseudo-instruction	bgtu is implemented with the bltu instruction by swapping the register operands.

ble

Instruction	branch if less than or equal signed
Operation	if ((signed) rA <= (signed) rB) then PC ← label else PC ← PC + 4
Assembler Syntax	ble rA, rB, label
Example	ble r6, r7, top_of_loop
Description	If (signed) rA <= (signed) rB, then ble transfers program control to the instruction at label.
Pseudo-instruction	ble is implemented with the bge instruction by swapping the register operands.

bleu

Instruction	branch if less than or equal to unsigned
Operation	if ((unsigned) rA <= (unsigned) rB) then PC ← label else PC ← PC + 4
Assembler Syntax	bleu rA, rB, label
Example	bleu r6, r7, top_of_loop

Description	If (unsigned) $rA \leq$ (unsigned) rB , then <code>bleu</code> transfers program counter to the instruction at label.
Pseudo-instruction	<code>bleu</code> is implemented with the <code>bgeu</code> instruction by swapping the register operands.

blt

Instruction	branch if less than signed
Operation	if ((signed) $rA <$ (signed) rB) then $PC \leftarrow PC + 4 + \sigma(\text{IMM16})$ else $PC \leftarrow PC + 4$
Assembler Syntax	<code>blt rA, rB, label</code>
Example	<code>blt r6, r7, top_of_loop</code>
Description	If (signed) $rA <$ (signed) rB , then <code>blt</code> transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following <code>blt</code> . The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions	Misaligned destination address
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x16					

bltu

Instruction	branch if less than unsigned
-------------	------------------------------

Operation	if ((unsigned) rA < (unsigned) rB) then PC \leftarrow PC + 4 + σ (IMM16) else PC \leftarrow PC + 4
Assembler Syntax	bltu rA, rB, label
Example	bltu r6, r7, top_of_loop
Description	If (unsigned) rA < (unsigned) rB, then bltu transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bltu. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions	Misaligned destination address
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x36					

bne

Instruction	branch if not equal
Operation	if (rA != rB) then PC \leftarrow PC + 4 + σ (IMM16) else PC \leftarrow PC + 4
Assembler Syntax	bne rA, rB, label
Example	bne r6, r7, top_of_loop

Description	If $rA \neq rB$, then <code>bne</code> transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following <code>bne</code> . The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions	Misaligned destination address
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x1e					

br

Instruction	unconditional branch
Operation	$PC \leftarrow PC + 4 + \sigma(\text{IMM16})$
Assembler Syntax	<code>br label</code>
Example	<code>br top_of_loop</code>
Description	Transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following <code>br</code> . The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions	Misaligned destination address
Instruction Type	I
Instruction Fields	IMM16 = 16-bit signed immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0					0					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x06					

break

Instruction	debugging breakpoint
Operation	$bstatus \leftarrow status$ $PIE \leftarrow 0$ $U \leftarrow 0$ $ba \leftarrow PC + 4$ $PC \leftarrow \text{break handler address}$
Assembler Syntax	<code>break</code> <code>break imm5</code>
Example	<code>break</code>
Description	<p>Breaks program execution and transfers control to the debugger break-processing routine. Saves the address of the next instruction in register <code>ba</code> and saves the contents of the <code>status</code> register in <code>bstatus</code>. Disables interrupts, then transfers execution to the break handler.</p> <p>The 5-bit immediate field <code>imm5</code> is ignored by the processor, but it can be used by the debugger.</p> <p><code>break</code> with no argument is the same as <code>break 0</code>.</p>
Usage	<p><code>break</code> is used by debuggers exclusively. Only debuggers should place <code>break</code> in a user program, operating system, or exception handler. The address of the break handler is specified with the Nios_II Processor parameter editor in Qsys.</p> <p>Some debuggers support <code>break</code> and <code>break 0</code> instructions in source code. These debuggers treat the <code>break</code> instruction as a normal breakpoint.</p>
Exceptions	Break
Instruction Type	R
Instruction Fields	IMM5 = Type of breakpoint

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0					0					0x1e					0x34
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x34					IMM5					0x3a					

bret

Instruction	breakpoint return
Operation	$\text{status} \leftarrow \text{bstatus}$ $\text{PC} \leftarrow \text{ba}$
Assembler Syntax	bret
Example	bret
Description	Copies the value of <code>bstatus</code> to the <code>status</code> register, then transfers execution to the address in <code>ba</code> .
Usage	<code>bret</code> is used by debuggers exclusively and should not appear in user programs, operating systems, or exception handlers.
Exceptions	Misaligned destination address Supervisor-only instruction
Instruction Type	R
Instruction Fields	None

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0x1e					0					0x1e					0x09
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x09					0					0x3a					

call

Instruction	call subroutine
Operation	$\text{ra} \leftarrow \text{PC} + 4$ $\text{PC} \leftarrow (\text{PC}_{31..28} : \text{IMM26} \times 4)$

Assembler Syntax	<code>call label</code>
Example	<code>call write_char</code>
Description	Saves the address of the next instruction in register <code>ra</code> , and transfers execution to the instruction at address ($PC_{31..28} : IMM26 \times 4$).
Usage	<code>call</code> can transfer execution anywhere within the 256-MB range determined by $PC_{31..28}$. The Nios II GNU linker does not automatically handle cases in which the address is out of this range.
Exceptions	None
Instruction Type	J
Instruction Fields	$IMM26 = 26\text{-bit unsigned immediate value}$

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IMM26															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM26										0					

callr

Instruction	<code>call subroutine in register</code>
Operation	$ra \leftarrow PC + 4$ $PC \leftarrow rA$
Assembler Syntax	<code>callr rA</code>
Example	<code>callr r6</code>
Description	Saves the address of the next instruction in the return address register, and transfers execution to the address contained in register <code>rA</code> .
Usage	<code>callr</code> is used to dereference C-language function pointers.
Exceptions	Misaligned destination address
Instruction Type	R

Instruction Fields								A = Register index of operand rA							
Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					0x1f					0x1d
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x1d					0					0x3a					

cmpeq

Instruction	compare equal
Operation	if (rA == rB) then rC ← 1 else rC ← 0
Assembler Syntax	cmpeq rC, rA, rB
Example	cmpeq r6, r7, r8
Description	If rA == rB, then stores 1 to rC; otherwise, stores 0 to rC.
Usage	cmpeq performs the == operation of the C programming language. Also, cmpeq can be used to implement the C logical negation operator "!". cmpeq rC, rA, r0 # Implements rC = !rA
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x20
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x20					0					0x3a					

cmpeqi

Instruction	compare equal immediate
Operation	if (rA σ (IMM16)) then rB \leftarrow 1 else rB \leftarrow 0
Assembler Syntax	cmpeqi rB, rA, IMM16
Example	cmpeqi r6, r7, 100
Description	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA == σ (IMM16), cmpeqi stores 1 to rB; otherwise stores 0 to rB.
Usage	cmpeqi performs the == operation of the C programming language.
Exceptions	None
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x20					

cmpge

Instruction	compare greater than or equal signed
Operation	if ((signed) rA \geq (signed) rB) then rC \leftarrow 1 else rC \leftarrow 0
Assembler Syntax	cmpge rC, rA, rB
Example	cmpge r6, r7, r8

Description	If $rA \geq rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage	<code>cmpgei</code> performs the signed \geq operation of the C programming language.
Exceptions	None
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x08
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x08					0					0x3a					

cmpgei

Instruction	compare greater than or equal signed immediate
Operation	if ((signed) $rA \geq$ (signed) $\sigma(\text{IMM16})$) then $rB \leftarrow 1$ else $rB \leftarrow 0$
Assembler Syntax	<code>cmpgei rB, rA, IMM16</code>
Example	<code>cmpgei r6, r7, 100</code>
Description	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If $rA \geq \sigma(\text{IMM16})$, then <code>cmpgei</code> stores 1 to rB; otherwise stores 0 to rB.
Usage	<code>cmpgei</code> performs the signed \geq operation of the C programming language.
Exceptions	None
Instruction Type	R

Instruction Fields								A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value							
Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x08					

cmpgeu

Instruction	compare greater than or equal unsigned
Operation	if ((unsigned) rA >= (unsigned) rB) then rC ← 1 else rC ← 0
Assembler Syntax	cmpgeu rC, rA, rB
Example	cmpgeu r6, r7, r8
Description	If rA >= rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage	cmpgeu performs the unsigned >= operation of the C programming language.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x28
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x28					0					0x3a					

cmpgeui

Instruction	compare greater than or equal unsigned immediate
Operation	if ((unsigned) rA >= (unsigned) (0x0000 : IMM16)) then rB ← 1 else rB ← 0
Assembler Syntax	cmpgeui rB, rA, IMM16
Example	cmpgeui r6, r7, 100
Description	Zero-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA >= (0x0000 : IMM16), then cmpgeui stores 1 to rB; otherwise stores 0 to rB.
Usage	cmpgeui performs the unsigned >= operation of the C programming language.
Exceptions	None
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A						B						IMM16			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x28					

cmpgt

Instruction	compare greater than signed
Operation	if ((signed) rA > (signed) rB) then rC ← 1 else rC ← 0
Assembler Syntax	cmpgt rC, rA, rB
Example	cmpgt r6, r7, r8

Description	If $rA > rB$, then stores 1 to rC ; otherwise stores 0 to rC .
Usage	<code>cmpgt</code> performs the signed $>$ operation of the C programming language.
Pseudo-instruction	<code>cmpgt</code> is implemented with the <code>cmplt</code> instruction by swapping its rA and rB operands.

cmpgti

Instruction	compare greater than signed immediate
Operation	if ((signed) $rA >$ (signed) IMMED) then $rB \leftarrow 1$ else $rB \leftarrow 0$
Assembler Syntax	<code>cmpgti rB, rA, IMMED</code>
Example	<code>cmpgti r6, r7, 100</code>
Description	Sign-extends the immediate value IMMED to 32 bits and compares it to the value of rA . If $rA > \sigma(\text{IMMED})$, then <code>cmpgti</code> stores 1 to rB ; otherwise stores 0 to rB .
Usage	<code>cmpgti</code> performs the signed $>$ operation of the C programming language. The maximum allowed value of IMMED is 32766. The minimum allowed value is -32769.
Pseudo-instruction	<code>cmpgti</code> is implemented using a <code>cmpgei</code> instruction with an IMM16 immediate value of $\text{IMMED} + 1$.

cmpgtu

Instruction	compare greater than unsigned
Operation	if ((unsigned) $rA >$ (unsigned) rB) then $rC \leftarrow 1$ else $rC \leftarrow 0$
Assembler Syntax	<code>cmpgtu rC, rA, rB</code>
Example	<code>cmpgtu r6, r7, r8</code>

Description	If $rA > rB$, then stores 1 to rC ; otherwise stores 0 to rC .
Usage	<code>cmpgtu</code> performs the unsigned $>$ operation of the C programming language.
Pseudo-instruction	<code>cmpgtu</code> is implemented with the <code>cmpltu</code> instruction by swapping its rA and rB operands.

cmpgtui

Instruction	compare greater than unsigned immediate
Operation	if ((unsigned) $rA >$ (unsigned) IMMED) then $rB \leftarrow 1$ else $rB \leftarrow 0$
Assembler Syntax	<code>cmpgtui rB, rA, IMMED</code>
Example	<code>cmpgtui r6, r7, 100</code>
Description	Zero-extends the immediate value IMMED to 32 bits and compares it to the value of rA . If $rA >$ IMMED, then <code>cmpgtui</code> stores 1 to rB ; otherwise stores 0 to rB .
Usage	<code>cmpgtui</code> performs the unsigned $>$ operation of the C programming language. The maximum allowed value of IMMED is 65534. The minimum allowed value is 0.
Pseudo-instruction	<code>cmpgtui</code> is implemented using a <code>cmpgeui</code> instruction with an IMM16 immediate value of $\text{IMMED} + 1$.

cmple

Instruction	compare less than or equal signed
Operation	if ((signed) $rA \leq$ (signed) rB) then $rC \leftarrow 1$ else $rC \leftarrow 0$
Assembler Syntax	<code>cmple rC, rA, rB</code>
Example	<code>cmple r6, r7, r8</code>

Description	If $rA \leq rB$, then stores 1 to rC ; otherwise stores 0 to rC .
Usage	<code>cmple</code> performs the signed \leq operation of the C programming language.
Pseudo-instruction	<code>cmple</code> is implemented with the <code>cmple</code> instruction by swapping its rA and rB operands.

cmplei

Instruction	compare less than or equal signed immediate
Operation	if ((signed) $rA < \text{(signed) IMMED}$) then $rB \leftarrow 1$ else $rB \leftarrow 0$
Assembler Syntax	<code>cmplei rB, rA, IMMED</code>
Example	<code>cmplei r6, r7, 100</code>
Description	Sign-extends the immediate value <code>IMMED</code> to 32 bits and compares it to the value of rA . If $rA \leq \sigma(\text{IMMED})$, then <code>cmplei</code> stores 1 to rB ; otherwise stores 0 to rB .
Usage	<code>cmplei</code> performs the signed \leq operation of the C programming language. The maximum allowed value of <code>IMMED</code> is 32766. The minimum allowed value is -32769.
Pseudo-instruction	<code>cmplei</code> is implemented using a <code>cmplti</code> instruction with an <code>IMM16</code> immediate value of <code>IMMED + 1</code> .

cmpleu

Instruction	compare less than or equal unsigned
Operation	if ((unsigned) $rA < \text{(unsigned) } rB$) then $rC \leftarrow 1$ else $rC \leftarrow 0$
Assembler Syntax	<code>cmpleu rC, rA, rB</code>
Example	<code>cmpleu r6, r7, r8</code>

Description	If $rA \leq rB$, then stores 1 to rC ; otherwise stores 0 to rC .
Usage	<code>cmpleui</code> performs the unsigned \leq operation of the C programming language.
Pseudo-instruction	<code>cmpleui</code> is implemented with the <code>cmpgeu</code> instruction by swapping its rA and rB operands.

cmpleui

Instruction	compare less than or equal unsigned immediate
Operation	if ((unsigned) $rA \leq$ (unsigned) IMMED) then $rB \leftarrow 1$ else $rB \leftarrow 0$
Assembler Syntax	<code>cmpleui rB, rA, IMMED</code>
Example	<code>cmpleui r6, r7, 100</code>
Description	Zero-extends the immediate value IMMED to 32 bits and compares it to the value of rA . If $rA \leq$ IMMED, then <code>cmpleui</code> stores 1 to rB ; otherwise stores 0 to rB .
Usage	<code>cmpleui</code> performs the unsigned \leq operation of the C programming language. The maximum allowed value of IMMED is 65534. The minimum allowed value is 0.
Pseudo-instruction	<code>cmpleui</code> is implemented using a <code>cmpltui</code> instruction with an IMM16 immediate value of IMMED + 1.

cmplt

Instruction	compare less than signed
Operation	if ((signed) $rA <$ (signed) rB) then $rC \leftarrow 1$ else $rC \leftarrow 0$
Assembler Syntax	<code>cmplt rC, rA, rB</code>
Example	<code>cmplt r6, r7, r8</code>

Description	If $rA < rB$, then stores 1 to rC ; otherwise stores 0 to rC .
Usage	<code>cmplti</code> performs the signed $<$ operation of the C programming language.
Exceptions	None
Instruction Type	R
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>C = Register index of operand rC</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x10
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x10					0					0x3a					

cmplti

Instruction	compare less than signed immediate
Operation	<p>if ((signed) $rA < (\text{signed}) \sigma(\text{IMM16})$)</p> <p>then $rB \leftarrow 1$</p> <p>else $rB \leftarrow 0$</p>
Assembler Syntax	<code>cmplti rB, rA, IMM16</code>
Example	<code>cmplti r6, r7, 100</code>
Description	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA . If $rA < \sigma(\text{IMM16})$, then <code>cmplti</code> stores 1 to rB ; otherwise stores 0 to rB .
Usage	<code>cmplti</code> performs the signed $<$ operation of the C programming language.
Exceptions	None
Instruction Type	I

Instruction Fields

A = Register index of operand rA
 B = Register index of operand rB
 IMM16 = 16-bit signed immediate value

Bit Fields

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x10					

cmpltu

Instruction	compare less than unsigned
Operation	if ((unsigned) rA < (unsigned) rB) then rC ← 1 else rC ← 0
Assembler Syntax	cmpltu rC, rA, rB
Example	cmpltu r6, r7, r8
Description	If rA < rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage	cmpltu performs the unsigned < operation of the C programming language.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

Bit Fields

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x30
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30					0					0x3a					

cmpltui

Instruction	compare less than unsigned immediate
Operation	if ((unsigned) rA < (unsigned) (0x0000 : IMM16)) then rB ← 1 else rB ← 0
Assembler Syntax	cmpltui rB, rA, IMM16
Example	cmpltui r6, r7, 100
Description	Zero-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA < (0x0000 : IMM16), then cmpltui stores 1 to rB; otherwise stores 0 to rB.
Usage	cmpltui performs the unsigned < operation of the C programming language.
Exceptions	None
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x30					

cmpne

Instruction	compare not equal
Operation	if (rA != rB) then rC ← 1 else rC ← 0
Assembler Syntax	cmpne rC, rA, rB
Example	cmpne r6, r7, r8

Description	If $rA \neq rB$, then stores 1 to rC ; otherwise stores 0 to rC .
Usage	<code>cmpnei</code> performs the \neq operation of the C programming language.
Exceptions	None
Instruction Type	R
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>C = Register index of operand rC</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x18
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x18					0					0x3a					

cmpnei

Instruction	compare not equal immediate
Operation	<p>if ($rA \neq \sigma(\text{IMM16})$)</p> <p>then $rB \leftarrow 1$</p> <p>else $rB \leftarrow 0$</p>
Assembler Syntax	<code>cmpnei rB, rA, IMM16</code>
Example	<code>cmpnei r6, r7, 100</code>
Description	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA . If $rA \neq \sigma(\text{IMM16})$, then <code>cmpnei</code> stores 1 to rB ; otherwise stores 0 to rB .
Usage	<code>cmpnei</code> performs the \neq operation of the C programming language.
Exceptions	None
Instruction Type	I

Instruction Fields								A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value							
Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x18					

custom

Instruction	custom instruction
Operation	if c == 1 then $rC \leftarrow f_N(rA, rB, A, B, C)$ else $\emptyset \leftarrow f_N(rA, rB, A, B, C)$
Assembler Syntax	custom N, xC, xA, xB Where xA means either general purpose register rA, or custom register cA.
Example	custom 0, c6, r7, r8
Description	The custom opcode provides access to up to 256 custom instructions allowed by the Nios II architecture. The function implemented by a custom instruction is user-defined and is specified with the Nios_II Processor parameter editor in Qsys. The 8-bit immediate N field specifies which custom instruction to use. Custom instructions can use up to two parameters, xA and xB, and can optionally write the result to a register xC.
Usage	To access a custom register inside the custom instruction logic, clear the bit readra, readrb, or writerc that corresponds to the register field. In assembler syntax, the notation cN refers to register N in the custom register file and causes the assembler to clear the c bit of the opcode. For example, custom 0, c3, r5, r0 performs custom instruction 0, operating on general-purpose registers r5 and r0, and stores the result in custom register 3.
Exceptions	None

Instruction Type	R
Instruction Fields	<p>A = Register index of operand A</p> <p>B = Register index of operand B</p> <p>C = Register index of operand C</p> <p>readra = 1 if instruction uses rA, 0 otherwise</p> <p>readrb = 1 if instruction uses rB, 0 otherwise</p> <p>writerc = 1 if instruction provides result for rC, 0 otherwise</p> <p>N = 8-bit number that selects instruction</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					readra
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
readrb	readrc	N								0x32					

div

Instruction	divide
Operation	$rC \leftarrow rA \div rB$
Assembler Syntax	div rC, rA, rB
Example	div r6, r7, r8
Description	<p>Treating rA and rB as signed integers, this instruction divides rA by rB and then stores the integer portion of the resulting quotient to rC. After attempted division by zero, the value of rC is undefined. There is no divide-by-zero exception. After dividing -2147483648 by -1, the value of rC is undefined (the number $+2147483648$ is not representable in 32 bits). There is no overflow exception.</p> <p>Nios II processors that do not implement the div instruction cause an unimplemented instruction exception.</p>

Usage	<p>Remainder of Division:</p> <p>If the result of the division is defined, then the remainder can be computed in rD using the following instruction sequence:</p> <pre>div rC, rA, rB mul rD, rC, rB sub rD, rA, rD # The original div operation # rD = remainder</pre>
Exceptions	<p>Division error</p> <p>Unimplemented instruction</p>
Instruction Type	R
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>C = Register index of operand rC</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x18
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x25					0					0x3a					

divu

Instruction	divide unsigned
Operation	$rC \leftarrow rA \div rB$
Assembler Syntax	<code>divu rC, rA, rB</code>
Example	<code>divu r6, r7, r8</code>
Description	<p>Treating rA and rB as unsigned integers, this instruction divides rA by rB and then stores the integer portion of the resulting quotient to rC. After attempted division by zero, the value of rC is undefined. There is no divide-by-zero exception.</p> <p>Nios II processors that do not implement the <code>divu</code> instruction cause an unimplemented instruction exception.</p>

Usage	<p>Remainder of Division:</p> <p>If the result of the division is defined, then the remainder can be computed in rD using the following instruction sequence:</p> <pre>divu rC, rA, rB mul rD, rC, rB sub rD, rA, rD # The original divu operation # rD = remainder</pre>
Exceptions	<p>Division error</p> <p>Unimplemented instruction</p>
Instruction Type	R
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>C = Register index of operand rC</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x24
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x24					0					0x3a					

eret

Instruction	exception return
Operation	$status \leftarrow estatus$ $PC \leftarrow ea$
Assembler Syntax	eret
Example	eret
Description	Copies the value of <code>estatus</code> into the <code>status</code> register, and transfers execution to the address in <code>ea</code> .

Usage	Use <code>eret</code> to return from traps, external interrupts, and other exception handling routines. Note that before returning from hardware interrupt exceptions, the exception handler must adjust the <code>ea</code> register.
Exceptions	Misaligned destination address Supervisor-only instruction
Instruction Type	R
Instruction Fields	None

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0x1d					0x1e					C					0x01
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x01					0					0x3a					

flushd

Instruction	flush data cache line
Operation	Flushes the data cache line associated with address $rA + \sigma(\text{IMM16})$.
Assembler Syntax	<code>flushd IMM16(rA)</code>
Example	<code>flushd -100(r6)</code>

Description	<p>If the Nios II processor implements a direct mapped data cache, <code>flushd</code> writes the data cache line that is mapped to the specified address back to memory if the line is dirty, and then clears the data cache line. Unlike <code>flushda</code>, <code>flushd</code> writes the dirty data back to memory even when the addressed data is not currently in the cache. This process comprises the following steps:</p> <ul style="list-style-type: none"> • Compute the effective address specified by the sum of <code>rA</code> and the signed 16-bit immediate value. • Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a <code>tag</code> field and a <code>line</code> field. When identifying the data cache line, <code>flushd</code> ignores the <code>tag</code> field and only uses the <code>line</code> field to select the data cache line to clear. • Skip comparing the cache line tag with the effective address to determine if the addressed data is currently cached. Because <code>flushd</code> ignores the cache line tag, <code>flushd</code> flushes the cache line regardless of whether the specified data location is currently cached. • If the data cache line is dirty, write the line back to memory. A cache line is dirty when one or more words of the cache line have been modified by the processor, but are not yet written to memory. • Clear the valid bit for the line. <p>If the Nios II processor core does not have a data cache, the <code>flushd</code> instruction performs no operation.</p>
Usage	<p>Use <code>flushd</code> to write dirty lines back to memory even if the addressed memory location is not in the cache, and then flush the cache line. By contrast, refer to “<code>flushda</code> flush data cache address”, “<code>initd</code> initialize data cache line”, and “<code>initda</code> initialize data cache address” for other cache-clearing options.</p> <p>For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i>.</p>
Exceptions	None
Instruction Type	I
Instruction Fields	<p><code>A</code> = Register index of operand <code>rA</code></p> <p><code>IMM16</code> = 16-bit signed immediate value</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x3b					

Related Information

- [Cache and Tightly-Coupled Memory](#)
- [flushda](#) on page 41
- [initda](#) on page 46
- [initd](#) on page 44

flushda

Instruction	flush data cache address
Operation	Flushes the data cache line currently caching address $rA + \sigma(\text{IMM16})$
Assembler Syntax	<code>flushda IMM16(rA)</code>
Example	<code>flushda -100(r6)</code>

Description	<p>If the Nios II processor implements a direct mapped data cache, <code>flushda</code> writes the data cache line that is mapped to the specified address back to memory if the line is dirty, and then clears the data cache line. Unlike <code>flushd</code>, <code>flushda</code> writes the dirty data back to memory only when the addressed data is currently in the cache. This process comprises the following steps:</p> <ul style="list-style-type: none"> • Compute the effective address specified by the sum of <code>rA</code> and the signed 16-bit immediate value. • Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a <code>tag</code> field and a <code>line</code> field. When identifying the line, <code>flushda</code> uses both the <code>tag</code> field and the <code>line</code> field. • Compare the cache line tag with the effective address to determine if the addressed data is currently cached. If the <code>tag</code> fields do not match, the effective address is not currently cached, so the instruction does nothing. • If the data cache line is dirty and the <code>tag</code> fields match, write the dirty cache line back to memory. A cache line is dirty when one or more words of the cache line have been modified by the processor, but are not yet written to memory. • Clear the valid bit for the line. <p>If the Nios II processor core does not have a data cache, the <code>flushda</code> instruction performs no operation.</p>
Usage	<p>Use <code>flushda</code> to write dirty lines back to memory only if the addressed memory location is currently in the cache, and then flush the cache line. By contrast, refer to “<code>flushd</code> flush data cache line”, “<code>initd</code> initialize data cache line”, and “<code>initda</code> initialize data cache address” for other cache-clearing options.</p> <p>For more information on the Nios II data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i>.</p>
Exceptions	<p>Supervisor-only data address</p> <p>Fast TLB miss (data)</p> <p>Double TLB miss (data)</p> <p>MPU region violation (data)</p>

Instruction Type	I
Instruction Fields	A = Register index of operand rA IMM16 = 16-bit signed immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x1b					

Related Information

- [Cache and Tightly-Coupled Memory](#)
- [initda](#) on page 46
- [initd](#) on page 44
- [flushd](#) on page 39

flushi

Instruction	flush instruction cache line
Operation	Flushes the instruction cache line associated with address rA.
Assembler Syntax	flushi rA
Example	flushi r6
Description	<p>Ignoring the tag, <code>flushi</code> identifies the instruction cache line associated with the byte address in rA, and invalidates that line.</p> <p>If the Nios II processor core does not have an instruction cache, the <code>flushi</code> instruction performs no operation.</p> <p>For more information about the data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i>.</p>
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					0					0x0c
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0c					0					0x3a					

Related Information**Cache and Tightly-Coupled Memory****flushp**

Instruction	flush pipeline
Operation	Flushes the processor pipeline of any prefetched instructions.
Assembler Syntax	<code>flushp</code>
Example	<code>flushp</code>
Description	Ensures that any instructions prefetched after the <code>flushp</code> instruction are removed from the pipeline.
Usage	Use <code>flushp</code> before transferring control to newly updated instruction memory.
Exceptions	None
Instruction Type	R
Instruction Fields	None

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					0					0x04
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x04					0					0x3a					

initd

Instruction	initialize data cache line
Operation	Initializes the data cache line associated with address $rA + \sigma(\text{IMM16})$.

Assembler Syntax	<code>initd IMM16(rA)</code>
Example	<code>initd 0(r6)</code>
Description	<p>If the Nios II processor implements a direct mapped data cache, <code>initd</code> clears the data cache line without checking for (or writing) a dirty data cache line that is mapped to the specified address back to memory. Unlike <code>initda</code>, <code>initd</code> clears the cache line regardless of whether the addressed data is currently cached. This process comprises the following steps:</p> <ul style="list-style-type: none">• Compute the effective address specified by the sum of <code>rA</code> and the signed 16-bit immediate value.• Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a <code>tag</code> field and a <code>line</code> field. When identifying the line, <code>initd</code> ignores the <code>tag</code> field and only uses the <code>line</code> field to select the data cache line to clear.• Skip comparing the cache line tag with the effective address to determine if the addressed data is currently cached. Because <code>initd</code> ignores the cache line tag, <code>initd</code> flushes the cache line regardless of whether the specified data location is currently cached.• Skip checking if the data cache line is dirty. Because <code>initd</code> skips the dirty cache line check, data that has been modified by the processor, but not yet written to memory is lost.• Clear the valid bit for the line. <p>If the Nios II processor core does not have a data cache, the <code>initd</code> instruction performs no operation.</p>
Usage	<p>Use <code>initd</code> after processor reset and before accessing data memory to initialize the processor's data cache. Use <code>initd</code> with caution because it does not write back dirty data. By contrast, refer to “flushd flush data cache line”, “flushda flush data cache address”, and “initda initialize data cache address” for other cache-clearing options. Altera recommends using <code>initd</code> only when the processor comes out of reset.</p> <p>For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i>.</p>
Exceptions	Supervisor-only instruction
Instruction Type	I

Instruction Fields

A = Register index of operand rA

IMM16 = 16-bit signed immediate value

Bit Fields

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x33					

Related Information

- [Cache and Tightly-Coupled Memory](#)
- [flushda](#) on page 41
- [initda](#) on page 46
- [flushd](#) on page 39

initda

Instruction	initialize data cache address
Operation	Initializes the data cache line currently caching address $rA + \sigma(\text{IMM16})$
Assembler Syntax	<code>initda IMM16(rA)</code>
Example	<code>initda -100(r6)</code>

Description	<p>If the Nios II processor implements a direct mapped data cache, <code>initda</code> clears the data cache line without checking for (or writing) a dirty data cache line that is mapped to the specified address back to memory. Unlike <code>initd</code>, <code>initda</code> clears the cache line only when the addressed data is currently cached. This process comprises the following steps:</p> <ul style="list-style-type: none">• Compute the effective address specified by the sum of <code>rA</code> and the signed 16-bit immediate value.• Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a <code>tag</code> field and a <code>line</code> field. When identifying the line, <code>initda</code> uses both the <code>tag</code> field and the <code>line</code> field.• Compare the cache line tag with the effective address to determine if the addressed data is currently cached. If the <code>tag</code> fields do not match, the effective address is not currently cached, so the instruction does nothing.• Skip checking if the data cache line is dirty. Because <code>initd</code> skips the dirty cache line check, data that has been modified by the processor, but not yet written to memory is lost.• Clear the valid bit for the line. <p>If the Nios II processor core does not have a data cache, the <code>initda</code> instruction performs no operation.</p>
Usage	<p>Use <code>initda</code> to skip writing dirty lines back to memory and to flush the cache line only if the addressed memory location is currently in the cache. By contrast, refer to “<code>flushd flush data cache line</code>”, “<code>flushda flush data cache address</code>”, and “<code>initd initialize data cache line</code>” on page 8–55 for other cache-clearing options. Use <code>initda</code> with caution because it does not write back dirty data.</p> <p>For more information on the Nios II data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i>.</p>
Exceptions	<p>Supervisor-only data address</p> <p>Fast TLB miss (data)</p> <p>Double TLB miss (data)</p> <p>MPU region violation (data)</p> <p>Unimplemented instruction</p>

Instruction Type	I
Instruction Fields	<p>A = Register index of operand rA</p> <p>IMM16 = 16-bit signed immediate value</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x13					

Related Information

- [Cache and Tightly-Coupled Memory](#)
- [flushda](#) on page 41
- [initd](#) on page 44
- [flushd](#) on page 39

init_i

Instruction	initialize instruction cache line
Operation	Initializes the instruction cache line associated with address rA.
Assembler Syntax	<code>init_i rA</code>
Example	<code>init_i r6</code>
Description	<p>Ignoring the tag, <code>init_i</code> identifies the instruction cache line associated with the byte address in <code>ra</code>, and <code>init_i</code> invalidates that line.</p> <p>If the Nios II processor core does not have an instruction cache, the <code>init_i</code> instruction performs no operation.</p>
Usage	<p>This instruction is used to initialize the processor's instruction cache. Immediately after processor reset, use <code>init_i</code> to invalidate each line of the instruction cache.</p> <p>For more information on instruction cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i>.</p>
Exceptions	Supervisor-only instruction

Instruction Type	R
Instruction Fields	A = Register index of operand rA

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					0					0x29
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x29					0					0x3a					

Related Information**Cache and Tightly-Coupled Memory****jmp**

Instruction	computed jump
Operation	$PC \leftarrow rA$
Assembler Syntax	jmp rA
Example	jmp r12
Description	Transfers execution to the address contained in register rA.
Usage	It is illegal to jump to the address contained in register r31. To return from subroutines called by call or callr, use ret instead of jmp.
Exceptions	Misaligned destination address
Instruction Type	R
Instruction Fields	A = Register index of operand rA

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					0					0x0d
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0d					0					0x3a					

jmp

Instruction	jump immediate
-------------	----------------

Operation	$PC \leftarrow (PC_{31..28} : IMM26 \times 4)$
Assembler Syntax	<code>jmp <i>label</i></code>
Example	<code>jmp write_char</code>
Description	Transfers execution to the instruction at address $(PC_{31..28} : IMM26 \times 4)$.
Usage	<code>jmp</code> is a low-overhead local jump. <code>jmp</code> can transfer execution anywhere within the 256-MB range determined by $PC_{31..28}$. The Nios II GNU linker does not automatically handle cases in which the address is out of this range.
Exceptions	None
Instruction Type	J
Instruction Fields	$IMM26 = 26\text{-bit unsigned immediate value}$

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IMM26															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM26										0x01					

ldb / ldbio

Instruction	load byte from memory or I/O peripheral
Operation	$rB \leftarrow \sigma(\text{Mem8}[rA + \sigma(IMM16)])$
Assembler Syntax	<code>ldb <i>rB</i>, byte_offset(<i>rA</i>)</code> <code>ldbio <i>rB</i>, byte_offset(<i>rA</i>)</code>
Example	<code>ldb r6, 100(r5)</code>
Description	Computes the effective byte address specified by the sum of <i>rA</i> and the instruction's signed 16-bit immediate value. Loads register <i>rB</i> with the desired memory byte, sign extending the 8-bit value to 32 bits. In Nios II processor cores with a data cache, this instruction may retrieve the desired data from the cache instead of from memory.

Usage	<p>Use the <code>ldbio</code> instruction for peripheral I/O. In processors with a data cache, <code>ldbio</code> bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, <code>ldbio</code> acts like <code>ldb</code>.</p> <p>For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i>.</p>
Exceptions	<p>Supervisor-only data address</p> <p>Misaligned data address</p> <p>TLB permission violation (read)</p> <p>Fast TLB miss (data)</p> <p>Double TLB miss (data)</p> <p>MPU region violation (data)</p>
Instruction Type	I
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>IMM16 = 16-bit signed immediate value</p>

Table 9: ldb

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x07					

Table 10: ldbio

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x27					

Related Information[Cache and Tightly-Coupled Memory](#)

ldbu / ldbuio

Instruction	load unsigned byte from memory or I/O peripheral
Operation	$rB \leftarrow 0x000000 : \text{Mem8}[rA + \sigma(\text{IMM16})]$
Assembler Syntax	ldbu rB, byte_offset(rA) ldbuio rB, byte_offset(rA)
Example	ldbu r6, 100(r5)
Description	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the desired memory byte, zero extending the 8-bit value to 32 bits.
Usage	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldbuio instruction for peripheral I/O. In processors with a data cache, ldbuio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldbuio acts like ldbu. For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions	Supervisor-only data address Misaligned data address TLB permission violation (read) Fast TLB miss (data) Double TLB miss (data) MPU region violation (data)
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Table 11: ldbu

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					

Bit Fields															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x03					

Table 12: ldhio

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B						IMM16				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x23					

Related Information**Cache and Tightly-Coupled Memory****ldh / ldhio**

Instruction	load halfword from memory or I/O peripheral
Operation	$rB \leftarrow \sigma(\text{Mem16}[rA + \sigma(\text{IMM16})])$
Assembler Syntax	ldh rB, byte_offset(rA) ldhio rB, byte_offset(rA)
Example	ldh r6, 100(r5)
Description	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the memory halfword located at the effective byte address, sign extending the 16-bit value to 32 bits. The effective byte address must be halfword aligned. If the byte address is not a multiple of 2, the operation is undefined.
Usage	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldhio instruction for peripheral I/O. In processors with a data cache, ldhio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldhio acts like ldh. For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .

Exceptions	Supervisor-only data address Misaligned data address TLB permission violation (read) Fast TLB miss (data) Double TLB miss (data) MPU region violation (data)
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Table 13: ldh

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x0f					

Table 14: ldhuio

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x2f					

Related Information**Cache and Tightly-Coupled Memory****ldhu / ldhuio**

Instruction	load unsigned halfword from memory or I/O peripheral
Operation	$rB \leftarrow 0x0000 : \text{Mem16}[rA + \sigma(\text{IMM16})]$
Assembler Syntax	ldhu rB, byte_offset(rA) ldhuio rB, byte_offset(rA)

Example	ldhu r6, 100(r5)
Description	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the memory halfword located at the effective byte address, zero extending the 16-bit value to 32 bits. The effective byte address must be halfword aligned. If the byte address is not a multiple of 2, the operation is undefined.
Usage	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldhuio instruction for peripheral I/O. In processors with a data cache, ldhuio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldhuio acts like ldhu. For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions	Supervisor-only data address Misaligned data address TLB permission violation (read) Fast TLB miss (data) Double TLB miss (data) MPU region violation (data)
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Table 15: ldhu

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x0b					

Table 16: ldhuio

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x2b					

Related Information**Cache and Tightly-Coupled Memory****ldw / ldwio**

Instruction	load 32-bit word from memory or I/O peripheral
Operation	$rB \leftarrow \text{Mem32}[rA + \sigma(\text{IMM14})]$
Assembler Syntax	ldw rB, byte_offset(rA) ldwio rB, byte_offset(rA)
Example	ldw r6, 100(r5)
Description	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the memory word located at the effective byte address. The effective byte address must be word aligned. If the byte address is not a multiple of 4, the operation is undefined.
Usage	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldwio instruction for peripheral I/O. In processors with a data cache, ldwio bypasses the cache and memory. Use the ldwio instruction for peripheral I/O. In processors with a data cache, ldwio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldwio acts like ldw. For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .

Exceptions	Supervisor-only data address Misaligned data address TLB permission violation (read) Fast TLB miss (data) Double TLB miss (data) MPU region violation (data)
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Table 17: ldw

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x17					

Table 18: ldwio

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x37					

Related Information**Cache and Tightly-Coupled Memory****mov**

Instruction	move register to register
Operation	$rC \leftarrow rA$
Assembler Syntax	mov rC, rA
Example	mov r6, r7

Description	Moves the contents of rA to rC.
Pseudo-instruction	mov is implemented as add rC, rA, r0.

movhi

Instruction	move immediate into high halfword
Operation	$rB \leftarrow (IMMED : 0x0000)$
Assembler Syntax	movhi rB, IMMED
Example	movhi r6, 0x8000
Description	Writes the immediate value IMMED into the high halfword of rB, and clears the lower halfword of rB to 0x0000.
Usage	<p>The maximum allowed value of IMMED is 65535. The minimum allowed value is 0. To load a 32-bit constant into a register, first load the upper 16 bits using a movhi pseudo-instruction. The %hi() macro can be used to extract the upper 16 bits of a constant or a label. Then, load the lower 16 bits with an ori instruction. The %lo() macro can be used to extract the lower 16 bits of a constant or label as shown in the following code:</p> <pre>movhi rB, %hi(value) ori rB, rB, %lo(value)</pre> <p>An alternative method to load a 32-bit constant into a register uses the %hiadj() macro and the addi instruction as shown in the following code:</p> <pre>movhi rB, %hiadj(value) addi rB, rB, %lo(value)</pre>
Pseudo-instruction	movhi is implemented as orhi rB, r0, IMMED.

movi

Instruction	move signed immediate into word
Operation	$rB \leftarrow \sigma(IMMED)$
Assembler Syntax	movi rB, IMMED
Example	movi r6, -30

Description	Sign-extends the immediate value IMMED to 32 bits and writes it to rB.
Usage	The maximum allowed value of IMMED is 32767. The minimum allowed value is –32768. To load a 32-bit constant into a register, refer to the <code>movhi</code> instruction.
Pseudo-instruction	<code>movi</code> is implemented as <code>addi rB, r0, IMMED</code> .

movia

Instruction	move immediate address into word
Operation	$rB \leftarrow \text{label}$
Assembler Syntax	<code>movia rB, label</code>
Example	<code>movia r6, function_address</code>
Description	Writes the address of label to rB.
Pseudo-instruction	<code>movia</code> is implemented as: <code>orhi rB, r0, %hiadj(label)</code> <code>addi rB, rB, %lo(label)</code>

movui

Instruction	move unsigned immediate into word
Operation	$rB \leftarrow (0x0000 : \text{IMMED})$
Assembler Syntax	<code>movui rB, IMMED</code>
Example	<code>movui r6, 100</code>
Description	Zero-extends the immediate value IMMED to 32 bits and writes it to rB.
Usage	The maximum allowed value of IMMED is 65535. The minimum allowed value is 0. To load a 32-bit constant into a register, refer to the <code>movhi</code> instruction.
Pseudo-instruction	<code>movui</code> is implemented as <code>ori rB, r0, IMMED</code> .

mul

Instruction	multiply
Operation	$rC \leftarrow (rA \times rB)_{31..0}$
Assembler Syntax	<code>mul rC, rA, rB</code>
Example	<code>mul r6, r7, r8</code>
Description	<p>Multiplies rA times rB and stores the 32 low-order bits of the product to rC. The result is the same whether the operands are treated as signed or unsigned integers.</p> <p>Nios II processors that do not implement the <code>mul</code> instruction cause an unimplemented instruction exception.</p>

Usage	<p>Carry Detection (unsigned operands):</p> <p>Before or after the multiply operation, the carry out of the MSB of rC can be detected using the following instruction sequence:</p> <pre>mul rC, rA, rB mulxuu rD, rA, rB cmpne rD, rD, r0</pre> <p># The mul operation (optional)</p> <p># rD is nonzero if carry occurred</p> <p># rD is 1 if carry occurred, 0 if not</p> <p>The <code>mulxuu</code> instruction writes a nonzero value into rD if the multiplication of unsigned numbers generates a carry (unsigned overflow). If a 0/1 result is desired, follow the <code>mulxuu</code> with the <code>cmpne</code> instruction.</p> <p>Overflow Detection (signed operands):</p> <p>After the multiply operation, overflow can be detected using the following instruction sequence:</p> <pre>mul rC, rA, rB cmplt rD, rC, r0 mulxss rE, rA, rB add rD, rD, rE cmpne rD, rD, r0</pre> <p># The original mul operation</p> <p># rD is nonzero if overflow</p> <p># rD is 1 if overflow, 0 if not</p> <p>The <code>cmplt-mulxss-add</code> instruction sequence writes a nonzero value into rD if the product in rC cannot be represented in 32 bits (signed overflow). If a 0/1 result is desired, follow the instruction sequence with the <code>cmpne</code> instruction.</p>
Exceptions	Unimplemented instruction
Instruction Type	R
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>C = Register index of operand rC</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x27
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x27					0					0x3a					

multi

Instruction	multiply immediate
Operation	$rB \leftarrow (rA \times \sigma(\text{IMM16}))_{31..0}$
Assembler Syntax	<code>multi rB, rA, IMM16</code>
Example	<code>multi r6, r7, -100</code>
Description	<p>Sign-extends the 16-bit immediate value IMM16 to 32 bits and multiplies it by the value of rA. Stores the 32 low-order bits of the product to rB. The result is independent of whether rA is treated as a signed or unsigned number.</p> <p>Nios II processors that do not implement the <code>multi</code> instruction cause an unimplemented instruction exception.</p> <p>Carry Detection and Overflow Detection: For a discussion of carry and overflow detection, refer to the <code>mul</code> instruction.</p>
Exceptions	Unimplemented instruction
Instruction Type	I
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>IMM16 = 16-bit signed immediate value</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x24					

mulxss

Instruction	multiply extended signed/signed
Operation	$rC \leftarrow ((\text{signed})\ rA) \times ((\text{signed})\ rB))_{63..32}$
Assembler Syntax	<code>mulxss rC, rA, rB</code>
Example	<code>mulxss r6, r7, r8</code>
Description	<p>Treating rA and rB as signed integers, <code>mulxss</code> multiplies rA times rB, and stores the 32 high-order bits of the product to rC.</p> <p>Nios II processors that do not implement the <code>mulxss</code> instruction cause an unimplemented instruction exception.</p>
Usage	Use <code>mulxss</code> and <code>mul</code> to compute the full 64-bit product of two 32-bit signed integers. Furthermore, <code>mulxss</code> can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit integers, each contained in a pair of 32-bit registers, (S1 : U1) and (S2 : U2), their 128-bit product is $(U1 \times U2) + ((S1 \times U2) \ll 32) + ((U1 \times S2) \ll 32) + ((S1 \times S2) \ll 64)$. The <code>mulxss</code> and <code>mul</code> instructions are used to calculate the 64-bit product $S1 \times S2$.
Exceptions	Unimplemented instruction
Instruction Type	R
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>C = Register index of operand rC</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x1f
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x1f					0					0x3a					

mulxsu

Instruction	multiply extended signed/unsigned
Operation	$rC \leftarrow ((\text{signed})\ rA) \times ((\text{unsigned})\ rB))_{63..32}$

Assembler Syntax	<code>mulxsu rC, rA, rB</code>
Example	<code>mulxsu r6, r7, r8</code>
Description	<p>Treating rA as a signed integer and rB as an unsigned integer, <code>mulxsu</code> multiplies rA times rB, and stores the 32 high-order bits of the product to rC.</p> <p>Nios II processors that do not implement the <code>mulxsu</code> instruction cause an unimplemented instruction exception.</p>
Usage	<code>mulxsu</code> can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit integers, each contained in a pair of 32-bit registers, (S1 : U1) and (S2 : U2), their 128-bit product is: $(U1 \times U2) + ((S1 \times U2) \ll 32) + ((U1 \times S2) \ll 32) + ((S1 \times S2) \ll 64)$. The <code>mulxsu</code> and <code>mul</code> instructions are used to calculate the two 64-bit products $S1 \times U2$ and $U1 \times S2$.
Exceptions	Unimplemented instruction
Instruction Type	R
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>C = Register index of operand rC</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x17
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x17					0					0x3a					

mulxuu

Instruction	<code>multiply extended unsigned/unsigned</code>
Operation	$rC \leftarrow ((\text{unsigned}) rA) \times ((\text{unsigned}) rB))_{63..32}$
Assembler Syntax	<code>mulxuu rC, rA, rB</code>
Example	<code>mulxuu r6, r7, r8</code>

Description	<p>Treating rA and rB as unsigned integers, <code>mulxuu</code> multiplies rA times rB and stores the 32 high-order bits of the product to rC.</p> <p>Nios II processors that do not implement the <code>mulxuu</code> instruction cause an unimplemented instruction exception.</p>
Usage	<p>Use <code>mulxuu</code> and <code>mul</code> to compute the 64-bit product of two 32-bit unsigned integers. Furthermore, <code>mulxuu</code> can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit signed integers, each contained in a pair of 32-bit registers, (S1 : U1) and (S2 : U2), their 128-bit product is $(U1 \times U2) + ((S1 \times U2) \ll 32) + ((U1 \times S2) \ll 32) + ((S1 \times S2) \ll 64)$. The <code>mulxuu</code> and <code>mul</code> instructions are used to calculate the 64-bit product $U1 \times U2$.</p> <p><code>mulxuu</code> also can be used as part of the calculation of a 128-bit product of two 64-bit unsigned integers. Given two 64-bit unsigned integers, each contained in a pair of 32-bit registers, (T1 : U1) and (T2 : U2), their 128-bit product is $(U1 \times U2) + ((U1 \times T2) \ll 32) + ((T1 \times U2) \ll 32) + ((T1 \times T2) \ll 64)$. The <code>mulxuu</code> and <code>mul</code> instructions are used to calculate the four 64-bit products $U1 \times U2$, $U1 \times T2$, $T1 \times U2$, and $T1 \times T2$.</p>
Exceptions	Unimplemented instruction
Instruction Type	R
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>C = Register index of operand rC</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x07
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x07					0					0x3a					

nextpc

Instruction	get address of following instruction
Operation	$rC \leftarrow PC + 4$

Assembler Syntax	nextpc rC
Example	nextpc r6
Description	Stores the address of the next instruction to register rC.
Usage	A relocatable code fragment can use nextpc to calculate the address of its data segment. nextpc is the only way to access the PC directly.
Exceptions	None
Instruction Type	R
Instruction Fields	c = Register index of operand rC

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0					0					C					0x1c
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x1c					0					0x3a					

nop

Instruction	no operation
Operation	None
Assembler Syntax	nop
Example	nop
Description	nop does nothing.
Pseudo-instruction	nop is implemented as add r0, r0, r0.

nor

Instruction	bitwise logical nor
Operation	$rC \leftarrow \sim(rA \mid rB)$
Assembler Syntax	nor rC, rA, rB
Example	nor r6, r7, r8

Description	Calculates the bitwise logical NOR of rA and rB and stores the result in rC.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A					B					C					0x06					0					0x3a						

or

Instruction	bitwise logical or
Operation	$rC \leftarrow rA \mid rB$
Assembler Syntax	or rC, rA, rB
Example	or r6, r7, r8
Description	Calculates the bitwise logical OR of rA and rB and stores the result in rC.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x16					0					0x3a					

orhi

Instruction	bitwise logical or immediate into high halfword
-------------	---

Operation	$rB \leftarrow rA \mid (\text{IMM16} : 0x0000)$
Assembler Syntax	<code>orhi rB, rA, IMM16</code>
Example	<code>orhi r6, r7, 100</code>
Description	Calculates the bitwise logical OR of rA and (IMM16 : 0x0000) and stores the result in rB.
Exceptions	None
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x34					

ori

Instruction	bitwise logical or immediate
Operation	$rB \leftarrow rA \mid (0x0000 : \text{IMM16})$
Assembler Syntax	<code>ori rB, rA, IMM16</code>
Example	<code>ori r6, r7, 100</code>
Description	Calculates the bitwise logical OR of rA and (0x0000 : IMM16) and stores the result in rB.
Exceptions	None
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x14					

rdctl

Instruction	read from control register
Operation	$rC \leftarrow \text{ctlN}$
Assembler Syntax	<code>rdctl rC, ctlN</code>
Example	<code>rdctl r3, ctl31</code>
Description	Reads the value contained in control register <code>ctlN</code> and writes it to register <code>rC</code> .
Exceptions	Supervisor-only instruction
Instruction Type	R
Instruction Fields	C = Register index of operand <code>rC</code> N = Control register index of operand <code>ctlN</code>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0					0					C					0x26
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x26					N					0x3a					

rdprs

Instruction	read from previous register set
Operation	$rB \leftarrow \text{prs.rA} + \sigma(\text{IMM16})$
Assembler Syntax	<code>rdprs rB, rA, IMM16</code>
Example	<code>rdprs r6, r7, 0</code>

Description	Sign-extends the 16-bit immediate value IMM16 to 32 bits, and adds it to the value of rA from the previous register set. Places the result in rB in the current register set.
Usage	<p>The previous register set is specified by status.PRS. By default, status.PRS indicates the register set in use before an exception, such as an external interrupt, caused a register set change.</p> <p>To read from an arbitrary register set, software can insert the desired register set number in status.PRS prior to executing rdprs.</p> <p>If shadow register sets are not implemented on the Nios II core, rdprs is an illegal instruction.</p>
Exceptions	<p>Supervisor-only instruction</p> <p>Illegal instruction</p>
Instruction Type	I
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>IMM16 = 16-bit signed immediate value</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x38					

ret

Instruction	return from subroutine
Operation	$PC \leftarrow ra$
Assembler Syntax	ret
Example	ret
Description	Transfers execution to the address in ra.
Usage	Any subroutine called by call or callr must use ret to return.

Exceptions	Misaligned destination address
Instruction Type	R
Instruction Fields	None

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0x1f					0					0					0x05
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x05					0					0x3a					

rol

Instruction	rotate left
Operation	$rC \leftarrow rA \text{ rotated left } rB_{4..0} \text{ bit positions}$
Assembler Syntax	rol rC, rA, rB
Example	rol r6, r7, r8
Description	Rotates rA left by the number of bits specified in rB _{4..0} and stores the result in rC. The bits that shift out of the register rotate into the least-significant bit positions. Bits 31–5 of rB are ignored.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x03
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x03					0					0x3a					

roli

Instruction	rotate left immediate
-------------	-----------------------

Operation	$rC \leftarrow rA$ rotated left IMM5 bit positions
Assembler Syntax	<code>rol rC, rA, IMM5</code>
Example	<code>rol r6, r7, 3</code>
Description	Rotates rA left by the number of bits specified in IMM5 and stores the result in rC. The bits that shift out of the register rotate into the least-significant bit positions.
Usage	In addition to the rotate-left operation, rol can be used to implement a rotate-right operation. Rotating left by (32 – IMM5) bits is the equivalent of rotating right by IMM5 bits.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA C = Register index of operand rC IMM5 = 5-bit unsigned immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					C					0x02
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x02					IMM5					0x3a					

ror

Instruction	rotate right
Operation	$rC \leftarrow rA$ rotated right $rB_{4..0}$ bit positions
Assembler Syntax	<code>ror rC, rA, rB</code>
Example	<code>ror r6, r7, r8</code>
Description	Rotates rA right by the number of bits specified in $rB_{4..0}$ and stores the result in rC. The bits that shift out of the register rotate into the most-significant bit positions. Bits 31– 5 of rB are ignored.
Exceptions	None

Instruction Type	R
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x0b
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0b					0					0x3a					

sll

Instruction	shift left logical
Operation	$rC \leftarrow rA \ll (rB_{4..0})$
Assembler Syntax	sll rC, rA, rB
Example	sll r6, r7, r8
Description	Shifts rA left by the number of bits specified in $rB_{4..0}$ (inserting zeroes), and then stores the result in rC. sll performs the << operation of the C programming language.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x13
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x13					0					0x3a					

slli

Instruction	shift left logical immediate
Operation	$rC \leftarrow rA \ll IMM5$
Assembler Syntax	<code>slli rC, rA, IMM5</code>
Example	<code>slli r6, r7, 3</code>
Description	Shifts rA left by the number of bits specified in IMM5 (inserting zeroes), and then stores the result in rC.
Usage	slli performs the << operation of the C programming language.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA C = Register index of operand rC IMM5 = 5-bit unsigned immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					C					0x12
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x12					IMM5					0x3a					

sra

Instruction	shift right arithmetic
Operation	$rC \leftarrow (\text{signed}) rA \gg ((\text{unsigned}) rB_{4..0})$
Assembler Syntax	<code>sra rC, rA, rB</code>
Example	<code>sra r6, r7, r8</code>
Description	Shifts rA right by the number of bits specified in rB _{4..0} (duplicating the sign bit), and then stores the result in rC. Bits 31–5 are ignored.
Usage	sra performs the signed >> operation of the C programming language.

Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x3b
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x3b					0					0x3a					

srai

Instruction	shift right arithmetic immediate
Operation	$rC \leftarrow (\text{signed}) rA \gg ((\text{unsigned}) \text{IMM5})$
Assembler Syntax	<code>srai rC, rA, IMM5</code>
Example	<code>srai r6, r7, 3</code>
Description	Shifts rA right by the number of bits specified in IMM5 (duplicating the sign bit), and then stores the result in rC.
Usage	srai performs the signed >> operation of the C programming language.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA C = Register index of operand rC IMM5 = 5-bit unsigned immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					C					0x3a
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit Fields		
0x3a	IMM5	0x3a

srl

Instruction	shift right logical
Operation	$rC \leftarrow (\text{unsigned}) rA \gg ((\text{unsigned}) rB_{4..0})$
Assembler Syntax	<code>srl rC, rA, rB</code>
Example	<code>srl r6, r7, r8</code>
Description	Shifts rA right by the number of bits specified in rB _{4..0} (inserting zeroes), and then stores the result in rC. Bits 31–5 are ignored.
Usage	srl performs the unsigned >> operation of the C programming language.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x1b
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x1b					0					0x3a					

srli

Instruction	shift right logical immediate
Operation	$rC \leftarrow (\text{unsigned}) rA \gg ((\text{unsigned}) IMM5)$
Assembler Syntax	<code>srli rC, rA, IMM5</code>
Example	<code>srli r6, r7, 3</code>

Description	Shifts rA right by the number of bits specified in IMM5 (inserting zeroes), and then stores the result in rC.
Usage	<code>srli</code> performs the unsigned <code>>></code> operation of the C programming language.
Exceptions	None
Instruction Type	R
Instruction Fields	A = Register index of operand rA C = Register index of operand rC IMM5 = 5-bit unsigned immediate value

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x1a
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x1a					IMM5					0x3a					

stb / stbio l

Instruction	store byte to memory or I/O periphra
Operation	$\text{Mem8}[\text{rA} + \sigma(\text{IMM16})] \leftarrow \text{rB}_{7..0}$
Assembler Syntax	<code>stb rB, byte_offset(rA)</code> <code>stbio rB, byte_offset(rA)</code>
Example	<code>stb r6, 100(r5)</code>
Description	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Stores the low byte of rB to the memory byte specified by the effective address.
Usage	In processors with a data cache, this instruction may not generate an Avalon-MM bus cycle to noncache data memory immediately. Use the <code>stbio</code> instruction for peripheral I/O. In processors with a data cache, <code>stbio</code> bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, <code>stbio</code> acts like <code>stb</code> .

Exceptions	Supervisor-only data address Misaligned data address TLB permission violation (write) Fast TLB miss (data) Double TLB miss (data) MPU region violation (data)
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Table 19: stb

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x05					

Table 20: stbio

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x25					

sth / sthio

Instruction	store halfword to memory or I/O peripheral
Operation	$\text{Mem16}[\text{rA} + \sigma(\text{IMM16})] \leftarrow \text{rB}_{15..0}$
Assembler Syntax	sth rB, byte_offset(rA) sthio rB, byte_offset(rA)
Example	sth r6, 100(r5)

Description	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Stores the low halfword of rB to the memory location specified by the effective byte address. The effective byte address must be halfword aligned. If the byte address is not a multiple of 2, the operation is undefined.
Usage	In processors with a data cache, this instruction may not generate an Avalon-MM data transfer immediately. Use the sthio instruction for peripheral I/O. In processors with a data cache, sthio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, sthio acts like sth.
Exceptions	Supervisor-only data address Misaligned data address TLB permission violation (write) Fast TLB miss (data) Double TLB miss (data) MPU region violation (data)
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Table 21: sth

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x0d					

Table 22: sthio

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit Fields	
IMM16	0x2d

stw / stwio

Instruction	store word to memory or I/O peripheral
Operation	$\text{Mem32}[\text{rA} + \sigma(\text{IMM16})] \leftarrow \text{rB}$
Assembler Syntax	<pre>stw rB, byte_offset(rA) stwio rB, byte_offset(rA)</pre>
Example	<pre>stw r6, 100(r5)</pre>
Description	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Stores rB to the memory location specified by the effective byte address. The effective byte address must be word aligned. If the byte address is not a multiple of 4, the operation is undefined.
Usage	In processors with a data cache, this instruction may not generate an Avalon-MM data transfer immediately. Use the <code>stwio</code> instruction for peripheral I/O. In processors with a data cache, <code>stwio</code> bypasses the cache and is guaranteed to generate an Avalon-MM bus cycle. In processors without a data cache, <code>stwio</code> acts like <code>stw</code> .
Exceptions	Supervisor-only data address Misaligned data address TLB permission violation (write) Fast TLB miss (data) Double TLB miss (data) MPU region violation (data)
Instruction Type	I
Instruction Fields	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

Table 23: stw

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x15					

Table 24: stwio

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x35					

sub

Instruction	subtract
Operation	$rC \leftarrow rA - rB$
Assembler Syntax	sub rC, rA, rB
Example	sub r6, r7, r8
Description	Subtract rB from rA and store the result in rC.

Usage	<p>Carry Detection (unsigned operands):</p> <p>The carry bit indicates an unsigned overflow. Before or after a <code>sub</code> operation, a carry out of the MSB can be detected by checking whether the first operand is less than the second operand. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. Both cases are shown in the following code:</p> <pre>sub rC, rA, rB cmpltu rD, rA, rB sub rC, rA, rB bltu rA, rB, label # The original sub operation (optional) # rD is written with the carry bit # The original sub operation (optional) # Branch if carry generated</pre> <p>Overflow Detection (signed operands):</p> <p>Detect overflow of signed subtraction by comparing the sign of the difference that is written to <code>rC</code> with the signs of the operands. If <code>rA</code> and <code>rB</code> have different signs, and the sign of <code>rC</code> is different than the sign of <code>rA</code>, an overflow occurred. The overflow condition can control a conditional branch, as shown in the following code:</p> <pre>sub rC, rA, rB xor rD, rA, rB xor rE, rA, rC and rD, rD, rE blt rD, r0, label # The original sub operation # Compare signs of rA and rB # Compare signs of rA and rC # Combine comparisons # Branch if overflow occurred</pre>
Exceptions	None
Instruction Type	R

Instruction Fields								A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC							
Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x39
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x39					0					0x3a					

subi

Instruction	subtract immediate
Operation	$rB \leftarrow rA - \sigma(\text{IMMED})$
Assembler Syntax	<code>subi rB, rA, IMMED</code>
Example	<code>subi r8, r8, 4</code>
Description	Sign-extends the immediate value IMMED to 32 bits, subtracts it from the value of rA and then stores the result in rB.
Usage	The maximum allowed value of IMMED is 32768. The minimum allowed value is -32767.
Pseudo-instruction	<code>subi</code> is implemented as <code>addi rB, rA, -IMMED</code>

sync

Instruction	memory synchronization
Operation	None
Assembler Syntax	<code>sync</code>
Example	<code>sync</code>
Description	Forces all pending memory accesses to complete before allowing execution of subsequent instructions. In processor cores that support in-order memory accesses only, this instruction performs no operation.

Exceptions	None
Instruction Type	R
Instruction Fields	None

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0					0					0					0x36
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x36					0					0x3a					

trap

Instruction	trap
Operation	$estatus \leftarrow status$ $PIE \leftarrow 0$ $U \leftarrow 0$ $ea \leftarrow PC + 4$ $PC \leftarrow \text{exception handler address}$
Assembler Syntax	trap trap imm5
Example	trap
Description	<p>Saves the address of the next instruction in register <code>ea</code>, saves the contents of the <code>status</code> register in <code>estatus</code>, disables interrupts, and transfers execution to the exception handler. The address of the exception handler is specified with the Nios_II Processor parameter editor in Qsys.</p> <p>The 5-bit immediate field <code>imm5</code> is ignored by the processor, but it can be used by the debugger.</p> <p>trap with no argument is the same as trap 0.</p>
Usage	To return from the exception handler, execute an <code>eret</code> instruction.
Exceptions	Trap
Instruction Type	R

Instruction Fields								IMM5 = Type of breakpoint							
Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0					0					0x1d					0x2d
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x2d					IMM5					0x3a					

wrctl

Instruction	write to control register
Operation	$ctlN \leftarrow rA$
Assembler Syntax	<code>wrctl ctlN, rA</code>
Example	<code>wrctl ctl6, r3</code>
Description	Writes the value contained in register rA to the control register ctlN.
Exceptions	Supervisor-only instruction
Instruction Type	R
Instruction Fields	A = Register index of operand rA N = Control register index of operand ctlN

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					0					0x2e
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x2e					N					0x3a					

wrprs

Instruction	write to previous register set
Operation	$prs.rC \leftarrow rA$
Assembler Syntax	<code>wrprs rC, rA</code>
Example	<code>wrprs r6, r7</code>

Description	Copies the value of rA in the current register set to rC in the previous register set. This instruction can set r0 to 0 in a shadow register set.
Usage	<p>The previous register set is specified by status.PRS. By default, status.PRS indicates the register set in use before an exception, such as an external interrupt, caused a register set change.</p> <p>To write to an arbitrary register set, software can insert the desired register set number in status.PRS prior to executing wrprs.</p> <p>System software must use wrprs to initialize r0 to 0 in each shadow register set before using that register set.</p> <p>If shadow register sets are not implemented on the Nios II core, wrprs is an illegal instruction.</p>
Exceptions	<p>Supervisor-only instruction</p> <p>Illegal instruction</p>
Instruction Type	R
Instruction Fields	<p>A = Register index of operand rA</p> <p>C = Register index of operand rC</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					0					C					0x14
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x14					0					0x3a					

xor

Instruction	bitwise logical exclusive or
Operation	$rC \leftarrow rA \wedge rB$
Assembler Syntax	xor rC, rA, rB
Example	xor r6, r7, r8
Description	Calculates the bitwise logical exclusive-or of rA and rB and stores the result in rC.
Exceptions	None

Instruction Type	R
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>C = Register index of operand rC</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					C					0x1e
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x1e					0					0x3a					

xorhi

Instruction	bitwise logical exclusive or immediate into high halfword
Operation	$rB \leftarrow rA \wedge (\text{IMM16} : 0x0000)$
Assembler Syntax	<code>xorhi rB, rA, IMM16</code>
Example	<code>xorhi r6, r7, 100</code>
Description	Calculates the bitwise logical exclusive XOR of rA and (IMM16 : 0x0000) and stores the result in rB.
Exceptions	None
Instruction Type	I
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>IMM16 = 16-bit unsigned immediate value</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x3c					

xori

Instruction	bitwise logical exclusive or immediate
-------------	--

Operation	$rB \leftarrow rA \wedge (0x0000 : IMM16)$
Assembler Syntax	<code>xori rB, rA, IMM16</code>
Example	<code>xori r6, r7, 100</code>
Description	Calculates the bitwise logical exclusive OR of rA and (0x0000 : IMM16) and stores the result in rB.
Exceptions	None
Instruction Type	I
Instruction Fields	<p>A = Register index of operand rA</p> <p>B = Register index of operand rB</p> <p>IMM16 = 16-bit unsigned immediate value</p>

Bit Fields															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A					B					IMM16					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IMM16										0x1c					

Document Revision History

Table 25: Document Revision History

Date	Version	Changes
April 2015	2015.04.02	Maintenance release.
February 2014	13.1.0	Removed references to SOPC Builder.
May 2011	11.0.0	Maintenance release.
December 2010	10.1.0	Corrected comments delimiter (#) in instruction usage.
July 2010	10.0.0	Corrected typographical error in <code>cmpgei</code> instruction type.
November 2009	9.1.0	Added shadow register sets and external interrupt controller support, including <code>rdprps</code> and <code>wrprps</code> instructions.
March 2009	9.0.0	Backwards-compatible change to the <code>eret</code> instruction B field encoding.
November 2008	8.1.0	Maintenance release.

Date	Version	Changes
May 2008	8.0.0	<ul style="list-style-type: none">Added MMU.Added an Exceptions section to all instructions.
October 2007	7.2.0	Added <code>jmp</code> instruction.
May 2007	7.1.0	<ul style="list-style-type: none">Added table of contents to Introduction section.Added Referenced Documents section.
March 2007	7.0.0	Maintenance release.
November 2006	6.1.0	Maintenance release.
May 2006	6.0.0	Maintenance release.
October 2005	5.1.0	<ul style="list-style-type: none">Correction to the <code>blt</code> instruction.Added U bit operation for <code>break</code> and <code>trap</code> instructions.
July 2005	5.0.1	<ul style="list-style-type: none">Added new <code>flushda</code> instruction.Updated <code>flushd</code> instruction.Instruction Opcode table updated with <code>flushda</code> instruction.
May 2005	5.0.0	Maintenance release.
December 2004	1.2	<ul style="list-style-type: none"><code>break</code> instruction update.<code>srli</code> instruction correction.
September 2004	1.1	Updates for Nios II 1.01 release.
May 2004	1.0	Initial release.