

System/370 Reference Summary

GX20-1850-6

GX20-1850-6 File No. S370/4300-01

IBM

GX20-1850-06



Seventh Edition (July 1986)

This major revision obsoletes GX20-1850-5. Additions include information about expanded storage, the vector facility, and new tape and DASD command codes. Minor technical and editorial revisions have been made throughout.

References in this publication to IBM products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM program product in this publication is not intended to state or imply that only IBM's program product may be used. Any functionally equivalent program may be used instead.

Requests for copies of this and other IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

Please direct any comments on the contents of this publication to IBM Corporation, Product Publications, Department B98, PO Box 390, Poughkeepsie, NY, USA 12602. IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation 1986

PREFACE

This publication is intended primarily for use by System/370 assembler language application programmers. It contains basic machine information summarized from the *IBM System/370 Principles of Operation*, GA22-7000, about System/370 Models 115 through 195; the 3031, 3032, 3033, 3081, 3083, 3084, and 3090 Processor Complexes; and the 4321, 4331, 4341, 4361, and 4381 Processors. It also contains frequently used information from *IBM System/370 Vector Operations*, SA22-7125, and the OS/VS, DOS/VSE, and VM/370 assembler language manual, GC33-4010, command codes for various I/O devices, and a multicode translation table. This publication will be updated from time to time. However, the above publications and others cited in this publication are the authoritative reference sources and will be first to reflect changes.

The floating-point instructions, as well as the instructions listed below, are not provided on every model. For instructions that are provided on a particular model, either as standard or optional features on that model, the user should refer to the appropriate System Library publication.

	Facility	Instructions
	Branch and save Channel-set switching Conditional swapping CPU timer and clock	BAS, BASR CONCS, DISCS CS, CDS SCKC, SPT, STCKC, STPT
į	comparator	3CKC, 3F1, 31CKC, 31F1
	Direct control	RDD, WRD
	Dual address space	EPAR, ESAR, IAC, IVSK, LASP,
		MVCP, MVCS, MVCK, PC, PT,
		SAC, SSAR
	Extended facility	IPTE, TPROT
	Extended-precision	AXR, LRDR, LRER, MXR, MXDR,
	floating point	MXD, SXR
	Move inverse	MVCIN
	Multiprocessing	SPX, SIGP, STAP, STPX
	PSW-key handling	IPK, SPKA
į	Storage-key-instruction extensions	ISKE, RRBE, SSKE
	Suspend and resume	RIO
	Test block	ТВ
	Translation	LRA, PTLB, RRB, STNSM, STOSM
4	Vector	(All instructions with mnemonics that start with "V")

The operation of the following I/O instructions may differ depending on the model, the designated channel, and the installed facilities: CLRCH, CLRIO, HDV, and SIOF. To determine the operation, the user should refer to the appropriate System Library publications.

For information about System/370 extended architecture, refer to IBM System/370 Extended Architecture Principles of Operation, SA22-7085, IBM System/370 Extended Architecture Interpretive Execution, SA22-7095, and IBM System/370 Extended Architecture Reference Summary, GX20-0157.

CONTENTS

 Machine Instruction Formats
 2

 Machine Instructions
 4

 By Mnemonic
 4

 By Operation Code
 12

Formatting Character Representations 33
Code Tables 34
Hexadecimal and Decimal Conversion 38
Powers of 2 and 16 39


Condition Codes	14
Assembler Instructions	18
Extended Mnemonic Instructions	19
CNOP Alignment	19
Summary of Constants	
Fixed Storage Locations	
Control Registers	21
Vector-Status Register	
Program-Status Word (EC Mode)	22
Program-Status Word (BC Mode)	22
External-Interruption Codes	22
Program-Interruption Codes	23
Exception-Extension Code	23
Dynamic Address Translation	24
Dynamic-Address-Translation Format	24
Segment-Table Entry	24
Page-Table Entry (4K)	24
Page-Table Entry (2K)	24
Translation-Exception Identification	24
Dual-Address-Space Control	25
Program-Call Number	25
Linkage-Table Entry	25
Entry-Table Entry	25
ASN-First-Table Entry	25
ASN-Second-Table Entry	25
Trace-Table-Entry Header	25
Machine-Check Interruption Code	26
External-Damage Code	26
Channel-Address Word	27
Channel-Command Word	27
Channel-Status Word	27
Limited Channel Logout	27
I/O Command Codes	28
Standard Command-Code Assignments	28
Standard Meanings of Bits of First Sense Byte	28
Console Printer Channel Commands	28
Card Reader and Card Punch Channel Commands	28
Printer Channel Commands	29
Direct Access Storage Devices	30
DASD Channel Commands	31
Magnetic-Tape Channel Commands	32
Code Assignments	33
Two-Character BSC Data Link Controls	33
Commonly Used Editing Pattern Characters	33
ANSI-Defined Printer Control Characters	33
Control Character Representations :	33


NOTES

1

MACHINE INSTRUCTION FORMATS

MACHINE INSTRUCTION FORMATS (Cont'd)





Denotes association with first, second, or third operand 1, 2, 3:

, B1, B2: Base register designation field

D₁, D₂: Displacement field

Register designation field (general register) GR₂:

Immediate operand field l₂:

L, L₁, L₂:

Register designation field (equivalent to GR₃ if general register, or QR₃:

FR₃ if floating-point register)

R₁, R₂, R₃: Register designation field

RS₂: Register designation field (starting address of vector) RT₂:

Register designation field (stride of vector)

VR₁, VR₂, VR₃: Register designation field (vector register) X₂: Index register designation field

MACHINE INSTRUCTIONS

By Mnemonic

Op Class For-Mne-Name mat Code & Notes monic Operands Add RX 5A С R₁,D₂(X₂,B₂) ΑD $R_1,D_2(X_2,B_2)$ Add Normalized (L) RX 6A С ADR R₁,R₂ Add Normalized (L) RR 2A С R₁,D₂(X₂,B₂) Add Normalized (S) RX 7A С ΑE AER R₁,R₂ Add Normalized (S) RR ЗА С RX 4Δ AH R1,D2(X2,B2) Add Halfword С 5E Add Logical RX ΑL $R_1,D_2(X_2,B_2)$ С Add Logical RR 1E С ALR R₁,R₂ $D_1(L_1,B_1),D_2(L_2,B_2)$ SS FΑ Add Decimal c AP AR RR 1 A С R_1,R_2 Add Add Unnormalized (S) 7E $R_1, D_2(X_2, B_2)$ RX С ΑU Add Unnormalized (S) RR 3E AUR R₁,R₂ C AW R₁,D₂(X₂,B₂) Add Unnormalized (L) RX 6E AWR R_1,R_2 Add Unnormalized (L) RR 2F c Add Normalized (E) RR 36 AXR R₁,R₂ BAL $R_1, D_2(X_2, B_2)$ Branch and Link RX 45 BALR R_1,R_2 Branch and Link RR 05 BAS $\mathsf{R}_1,\mathsf{D}_2(\mathsf{X}_2,\mathsf{B}_2)$ Branch and Save RX 4D BASR R₁,R₂ Branch and Save RR OD RX 47 Branch on Condition BC. $M_1,D_2(X_2,B_2)$ RR 07 BCR Branch on Condition M₁,R₂ RX BCT $R_1, D_2(X_2, B_2)$ Branch on Count 46 Branch on Count RR 06 **BCTR** R₁,R₂ R₁,R₃,D₂(B₂) RS вхн Branch on Index High 86 RS 87 BXLE R₁,R₃,D₂(B₂) Branch on Index Low or Equal С $R_1,D_2(X_2,B_2)$ Compare RX 59 С CD RX 69 R₁,D₂(X₂,B₂) Compare (L) С CDR R₁,R₂ Compare (L) 29 С CDS $R_1, R_3, D_2(B_2)$ Compare Double and Swap RS RR С RX 79 CE $R_1,D_2(X_2,B_2)$ Compare (S) С 39 CER R1.R2 Compare (S) С RX 49 СН $R_1,D_2(X_2,B_2)$ Compare Halfword С Compare Logical RX 55 CL R₁,D₂(X₂,B₂) С D1(L,B1),D2(B2) Compare Logical SS D5 CLC ΩF Compare Logical Long RR i c CLCL R₁,R₂ CLI D1(B1),I2 Compare Logical SI 95 С CLM R₁,M₃,D₂(B₂) Compare Logical Char-RS RΩ С acters under Mask CLR R₁,R₂ Compare Logical RR 15 С

Clear Channel

Connect Channel Set

Compare Decimal

Convert to Binary Convert to Decimal

Compare and Swap

Disconnect Channel Set

Clear I/O

Compare

Divide

Divide (L)

Divide (L)

Divide (S)

Divide (S)

Divide

Execute

Divide Decimal

Edit and Mark

Extract Primary ASN

Extract Secondary ASN

MACHINE INSTRUCTIONS (Cont'd) By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
HDR	R ₁ ,R ₂	Halve (L)	RR	24	
HDV	D ₂ (B ₂)	Halt Device	S	9E01	рс
HER	R ₁ ,R ₂	Halve (S)	RR	34	
HIO	D ₂ (B ₂)	Halt I/O	S	9E00	рс
AC	R ₁	Insert Address Space Control	RRE	B224	qc
C	$R_1,D_2(X_2,B_2)$	Insert Character	RX	43	
СМ	R ₁ ,M ₃ ,D ₂ (B ₂)	Insert Characters under Mask	RS	BF	С
PK		Insert PSW Key	S	B20B	q
PTE	R ₁ ,R ₂	Invalidate Page Table Entry	RRE	B221	р
SK	R_1,R_2	Insert Storage Key	RR	09	р
SKE	R ₁ ,R ₂	Insert Storage Key Extended	RRE	B229	р
VSK	R ₁ ,R ₂	Insert Virtual Storage Key	RRE	B223	q
_	$R_1,D_2(X_2,B_2)$	Load	RX	58	
.A	$R_1,D_2(X_2,B_2)$	Load Address	RX	41	
.ASP	$D_1(B_1), D_2(B_2)$	Load Address Space Parameters	SSE	E500	рс
LCDR	R ₁ ,R ₂	Load Complement (L)	RR	23	С
CER	R_1,R_2	Load Complement (S)	RR	33	С
.CR	R_1,R_2	Load Complement	RR	13	С
.CTL	$R_1, R_3, D_2(B_2)$	Load Control	RS	B7	р
LD	$R_1,D_2(X_2,B_2)$	Load (L)	RX	68	
.DR	R_1,R_2	Load (L)	RR	28	
.E	$R_1,D_2(X_2,B_2)$	Load (S)	RX	78	
_ER	R ₁ ,R ₂	Load (S)	RR	38	
LH	$R_1,D_2(X_2,B_2)$	Load Halfword	RX	48	
LM ·	$R_1, R_3, D_2(B_2)$	Load Multiple	RS	98	
LNDR	R ₁ ,R ₂	Load Negative (L)	RR	21	С
LNER	R ₁ ,R ₂	Load Negative (S)	RR	31	С
LNR	R ₁ ,R ₂	Load Negative	RR	11	С
LPDR	R ₁ ,R ₂	Load Positive (L)	RR	20	С
LPER	R ₁ ,R ₂	Load Positive (S)	RR	30	c
_PR	R ₁ ,R ₂	Load Positive	RR	10	c
LPSW	D ₂ (B ₂)	Load PSW	S	82	pn
R	R ₁ ,R ₂	Load	RR	18	•
LRA	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Real Address	RX	В1	рс
LRDR	R ₁ ,R ₂	Load Rounded (E/L)	RR	25	,,,

F	lo	ating-poi	nt op	erand	lengths:
"	٣.	F			

9F01

9D01

B200

3D

FD

B201

B226

B227

рс

рс

рс

С

С

DC

С

С

q

q

s

s

s

SS F9

RR 19

RS ВА

RX 4F

RX 4E

RX 5D

RX 6D

RR 2D

RX 7D

RR

s

SS

RR 1D

SS DF

SS DE

RRE

RRE

RX 44

- (E) Extended source and result. (E/L) Extended source, long result. (L/E) Long source, extended result.
- Long source and result.
- (L/S) Long source, short result. Short source, long result.
- Short source and result.

Notes: Condition code set.

- Interruptible instruction.
- New condition code loaded. n.
- Privileged instruction.
- Semiprivileged instruction.
- Execution in problem state and supervisor state differs. Condition code may be set.

Class (for instructions subject to vector-control bit, CR 0 bit 14) Interruptible; (VCT - VIX) elements processed.

- Interruptible; either (bit count in a general register) elements or (section-size - VIX) elements processed, whichever is fewer.
- Interruptible; (VCT VIX) elements processed, vector-mask mode. IP.
- Interruptible; (partial-sum-number VIX) elements processed.
- IZ: Interruptible; (section-size) elements processed.
- NC: Not interruptible; (VCT) elements processed. N7·
- Not interruptible; (section-size) elements processed.
- Not interruptible; no elements processed (VSR/VAC housekeeping).
- Not interruptible; one element processed.

CLRCH

CLRIO

CP

CR

CS

CVB

CVD

DD

DE

DP

DR

ED

EDMK

EPAR

ESAR

FX

DDR

DER

DISCS

CONCS

D2(B2)

D₂(B₂)

D2(B2)

 R_1,R_2

R1.R2

R₁,R₂

D2(B2)

 R_1,R_2

R۹

R₁,R₃,D₂(B₂)

 $R_1,D_2(X_2,B_2)$

 $R_1,D_2(X_2,B_2)$

R₁,D₂(X₂,B₂)

 $R_1,D_2(X_2,B_2)$

R₁,D₂(X₂,B₂)

D1(L1,B1),D2(L2,B2)

D₁(L,B₁),D₂(B₂)

D1(L,B1),D2(B2)

R₁,D₂(X₂,B₂)

 $D_1(L_1,B_1),D_2(L_2,B_2)$

MACHINE INSTRUCTIONS (Cont'd) By Mnemonic (Cont'd)

MACHINE INSTRUCTIONS (Cont'd) By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes	Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
LRER	R ₁ ,R ₂	Load Rounded (L/S)	RR	35		SPKA	D ₂ (B ₂)	Set PSW Key from	s	B20A	q
LTDR	R ₁ ,R ₂	Load and Test (L)	RR	22	C			Address			
LTER	R ₁ ,R ₂	Load and Test (S)	RR	32	С	SPM	R ₁	Set Program Mask	RR	04	n
LTR M	R ₁ ,R ₂	Load and Test	RR	12	С	SPT	D ₂ (B ₂)	Set CPU Timer	S	B208	р
MC	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply	RX	5C		SPX	D ₂ (B ₂)	Set Prefix	S	B210	р
MD	D ₁ (B ₁),l ₂	Monitor Call	SI	AF 6C		SR	R ₁ ,R ₂	Subtract	RR	1B	С
MDR	$R_1,D_2(X_2,B_2)$ R_1,R_2	Multiply (L) Multiply (L)	RX RR	2C		SRA	R ₁ ,D ₂ (B ₂)	Shift Right Single	RS	8A	С
ME	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (S/L)	RX	7C		SRDA	R ₁ ,D ₂ (B ₂)	Shift Right Double	RS	8E	С
MER	R ₁ ,R ₂	Multiply (S/L)	RR	3C		SRDL	R ₁ ,D ₂ (B ₂)	Shift Right Double Logical	RS	8C	
MH	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Halfword	RX	4C		SRL SRP	R ₁ ,D ₂ (B ₂)	Shift Right Single Logical	RS	88	
MP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Multiply Decimal	SS	FC FC		SSAR	D ₁ (L ₁ ,B ₁),D ₂ (B ₂),l ₃	Shift and Round Decimal	SS	FO	С
MR	R ₁ ,R ₂	Multiply	RR	1C		SSK	R ₁	Set Secondary ASN	RRE	B225	q
MVC	D ₁ (L,B ₁),D ₂ (B ₂)	Move	SS	D2		SSKE	R ₁ ,R ₂ R ₁ ,R ₂	Set Storage Key	RR RRE	08 B22B	P
MVCIN	D ₁ (L,B ₁),D ₂ (B ₂)	Move Inverse	SS	E8		SSM		Set Storage Key Extended		80 80	р
MVCK	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃		SS	D9	qc	ST	D ₂ (B ₂) R ₁ ,D ₂ (X ₂ ,B ₂)	Set System Mask Store	S RX	50	р
MVCL	R ₁ ,R ₂	Move Long	RR	OE .	ic	STAP		Store CPU Address		B212	_
MVCP	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃		SS	DA	qc	STC	$D_2(B_2)$ $R_1,D_2(X_2,B_2)$	Store Character	S RX	42	Р
MVCS	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃		SS	DB	ac	STCK	D ₂ (B ₂)	Store Clock	S	8205	
MVI	D ₁ (B ₁),l ₂	Move	SI	92	qc	STCKC		Store Clock Comparator	S	B205 B207	c
MVN	D ₁ (L,B ₁),D ₂ (B ₂)	Move Numerics	SS	D1		STCM	R ₁ ,M ₃ ,D ₂ (B ₂)	Store Characters	RS	BE BE	р
MVO	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Move with Offset	SS	F1		SICIVI	N1,W13,D2(D2)	under Mask	пo	DE	
MVZ	D ₁ (L,B ₁),D ₂ (B ₂)	Move Zones	SS	D3		STCTL	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Control	RS	В6	_
MXD	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (L/E)	RX	67		STD	R ₁ ,D ₂ (X ₂ ,B ₂)	Store (L)	RX	60	р
MXDR	R ₁ ,R ₂	Multiply (L/E)	RR	27		STE	R ₁ ,D ₂ (X ₂ ,B ₂) R ₁ ,D ₂ (X ₂ ,B ₂)	Store (L)	RX	70	
MXR	R ₁ ,R ₂	Multiply (E)	RR	26		STH	R ₁ ,D ₂ (X ₂ ,B ₂) R ₁ ,D ₂ (X ₂ ,B ₂)	Store Halfword	RX	40	
N	R ₁ ,D ₂ (X ₂ ,B ₂)	AND	RX	54	С	STIDC	D ₂ (B ₂)	Store Channel ID	S	B203	
NC	D ₁ (L,B ₁),D ₂ (B ₂)	AND	SS	D4	c	STIDE	D ₂ (B ₂) D ₂ (B ₂)	Store CPU ID	S	B203	pc
NI	D ₁ (B ₁),l ₂	AND	SI	94	c	STM	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple	RS	90	р
NR	R ₁ ,R ₂	AND	RR	14	c	STNSM		Store Then AND	SI	AC	_
0	R ₁ ,D ₂ (X ₂ ,B ₂)	OR	RX	56	c	3114314	01(01/,12	System Mask	31	~~	р
оc	D ₁ (L,B ₁),D ₂ (B ₂)	OR	SS	D6	c	STOSM	1 D ₁ (B ₁),l ₂	Store Then OR	SI	AD	р
01	D1(B1),12	OR	SI	96	c	01001	. 51(517,12	System Mask	31	70	P
OR	R ₁ ,R ₂	OR	RR	16	c	STPT	D ₂ (B ₂)	Store CPU Timer	s	B209	р
PACK .	D1(L1,B1),D2(L2,B2)	Pack	SS	F2	•	STPX	D ₂ (B ₂)	Store Prefix	s	B211	p
PC	D ₂ (B ₂)	Program Call	S	B218	q	SU	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Unnormalized (S)	-	7F	c
PT	R ₁ ,R ₂	Program Transfer	RRE	B228	q	SUR	R ₁ ,R ₂	Subtract Unnormalized (S)		3F	c
PTLB		Purge TLB	S	B20D	p	SVC	1	Supervisor Call	RR	0A	·
RDD	$D_1(B_1), I_2$	Read Direct	SI	85	p p	SW	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Unnormalized (L)	RX	6F	С
RIO	D ₂ (B ₂)	Resume I/O	S	9C02	pc pc	SWR	R ₁ ,R ₂	Subtract Unnormalized (L)		2F	c
RRB	D ₂ (B ₂)	Reset Reference Bit	S	B213	DC.	SXR	R ₁ ,R ₂	Subtract Normalized (E)	RR	37	c
RRBE	R ₁ ,R ₂	Reset Reference Bit	RRE	B22A	pc						
		Extended			•	Floating	-point operand lengths:	Notes:			
S	$R_1,D_2(X_2,B_2)$	Subtract	RX	5B	С	(E) E	xtended source and res	ult. c. Condition	n code	set.	
SAC	D ₂ (B ₂)	Set Address Space Control	S	B219	q	(E/L) E	xtended source, long re	sult. i. Interrupt	ible inst	ruction.	
SCK	D ₂ (B ₂)	Set Clock	S	B204	рс	(L/E) L	ong source, extended re	esult. n. New con	dition o	ode load	ed.
SCKC	D ₂ (B ₂)	Set Clock Comparator	S	B206	р	(L) L	ong source and result.	p. Privilege	d instru	ction.	
SD	$R_1,D_2(X_2,B_2)$	Subtract Normalized (L)	RX	6B	С	(L/S) L	ong source, short result	t. q. Semipriv	ileged i	nstructio	n.
SDR	R ₁ ,R ₂	Subtract Normalized (L)	RR	2B	С		Short source, long result	. x. Executio	n in pro	blem sta	te and
SE	$R_1,D_2(X_2,B_2)$	Subtract Normalized (S)	RX	7B	С	(S) S	Short source and result.	supervise	or state	differs.	
SER	R ₁ ,R ₂	Subtract Normalized (S)	RR	3B	С			y. Condition	n code	may be s	et.
SH	$R_1,D_2(X_2,B_2)$	Subtract Halfword	RX	4B	С	·					
SIGP	$R_1, R_3, D_2(B_2)$	Signal Processor	RS	ΑE	рс			o vector-control bit, CR 0 bit	14)		
SIO	$D_2(B_2)$	Start I/O	S	9C00	рс		nterruptible; (VCT — VI)				
SIOF	D ₂ (B ₂)	Start I/O Fast Release	S	9C01	рс			ount in a general register) ele			
SL	$R_1,D_2(X_2,B_2)$	Subtract Logical	RX	5F	С			ments processed, whichever			
SLA	$R_1,D_2(B_2)$	Shift Left Single	RS	8B	С			() elements processed, vecto			
SLDA	$R_1,D_2(B_2)$	Shift Left Double	RS	8F	С			-number - VIX) elements pr	ocesse	d.	
SLDL	$R_1,D_2(B_2)$	Shift Left Double Logical	RS	8D			nterruptible; (section-size	•			
SLL	$R_1,D_2(B_2)$	Shift Left Single Logical	RS	89			lot interruptible; (VCT) e				
	R ₁ ,R ₂	Subtract Logical	RR	1F	С	NZ: N	iot interruptible: (section	n-size) elements processed.			
SLR SP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Subtract Decimal	SS	FB	•			ents processed (VSR/VAC h			

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mne-For-Op Class monic Operands Name Code mat & Notes тв R1.R2 Test Block RRE B22C ipc TCH D₂(B₂) Test Channel s 9F00 DC TIO D₂(B₂) Test I/O s 9D00 рс TM D1(B1),I2 Test under Mask SI 91 С **Test Protection** E501 **TPROT** D1(B1), D2(B2) SSE DC TR D1(L,B1),D2(B2) Translate SS DC TRT D1(L,B1),D2(B2) Translate and Test SS DD С TS D₂(B₂) Test and Set s 93 UNPK D1(L1,B1),D2(L2,B2) Unpack SS F3 VA VR₁, VR₃, RS₂(RT₂) Add VST A420 IM VACD VR₁,RS₂(RT₂) Accumulate (L) VST A417 IM VACDR VR₁, VR₂ Accumulate (L) vv A517 IM VACE VR₁,RS₂(RT₂) Accumulate (S/L) VST A407 IM VACER VR₁,VR₂ Accumulate (S/L) VV A507 IM VACRS D₂(B₂) Restore VAC s A6CB NO VACSV D2(B2) Save VAC s A6CA NO $VR_1, VR_3, RS_2(RT_2)$ VAD Add (L) VST A410 IM VADQ VR₁,FR₃,VR₂ Add (L) OV A590 IM VADR VR₁, VR₃, VR₂ Add (L) VV A510 IM VADS VR₁,FR₃,RS₂(RT₂) Add (L) QST A490 IM VAE VR₁, VR₃, RS₂(RT₂) Add (S) VST 4400 IM VAEQ VR₁,FR₃,VR₂ Add (S) Qν A580 IM VAER VR₁, VR₃, VR₂ Add (S) vv A500 IM VAES VR₁,FR₃,RS₂(RT₂) Add (S) QST A480 IM VAQ VR₁,GR₃,VR₂ Add Qν A5A0 IM VAR VR₁, VR₃, VR₂ Add W A520 IM VAS VR₁,GR₃,RS₂(RT₂) Add QST A4A0 IM VC. $M_1,VR_3,RS_2(RT_2)$ Compare VST A428 IC VCD M₁, VR₃, RS₂(RT₂) Compare (L) VST **A418** IC VCDQ M₁,FR₃,VR₂ Compare (L) Qν A598 IC **VCDR** M₁,VR₃,VR₂ Compare (L) VV A518 IC **VCDS** M₁,FR₃,RS₂(RT₂) Compare (L) OST A498 IC VCE M₁, VR₃, RS₂(RT₂) Compare (S) VST A408 IC. VCEQ M₁,FR₃,VR₂ Compare (S) Qν A588 IC VCER M₁,VR₃,VR₂ Compare (S) VV A508 IC **VCES** M₁,FR₃,RS₂(RT₂) Compare (S) QST A488 IC VCOVM GR₁ Count Ones in VMR RRF A643 NC С VCQ M₁,GR₃,VR₂ Compare Qν A5A8 IC VCR M₁,VR₃,VR₂ Compare VV A528 IC VCS M₁,GR₃,RS₂(RT₂) Compare QST A4A8 IC VCVM Complement VMR RRF A641 NC VCZVM GR₁ Count Left Zeros in VMR RRE A642 NC ·C VDD VR₁, VR₃, RS₂(RT₂) Divide (L) VST A413 IM VDDQ VR₁,FR₃,VR₂ Divide (L) Qν A593 IM **VDDR** VR₁, VR₃, VR₂ Divide (L) VV A513 IM **VDDS** VR₁,FR₃,RS₂(RT₂) Divide (L) OST A493 IM VDE VR₁, VR₃, RS₂(RT₂) Divide (S) VST A403 IM VDEQ VR₁,FR₃,VR₂ Divide (S) Qν A583 IM **VDER** VR₁, VR₃, VR₂ Divide (S) vv A503 IM VDES VR₁,FR₃,RS₂(RT₂) Divide (S) OST A483 IM VL VR₁,RS₂(RT₂) Load VST A409 IC VLBIX VR1, GR3, D2(B2) Load Bit Index RSE F428 IG С VLCDR VR₁, VR₂ Load Complement (L) vv A552 IM VLCER VR₁,VR₂ Load Complement (S) vv A542 IM **VLCR** VR₁,VR₂ Load Complement vv **4562** IM VLCVM RS₂ Load VMR Complement vs A681 NC VLD VR₁,RS₂(RT₂) Load (L) VST A419 IC VLDQ VR₁,FR₂ Load (L) Qν A599 IC **VLDR** VR₁, VR₂ Load (L) vv A519 IC VLE VR₁,RS₂(RT₂) Load (S) VST A409 IC. VLEL VR1,GR3,GR2 Load Element VR A628 N1 VLELD VR₁,FR₃,GR₂ Load Element (L) VR A618 N₁

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
VLELE	VR ₁ ,FR ₃ ,GR ₂	Load Element (S)	VR	A608	N1
VLEQ	VR ₁ ,FR ₂	Load (S)	QV	A589	IC
VLER	VR ₁ ,VR ₂	Load (S)	VV	A509	IC
VLH	$VR_1,RS_2(RT_2)$	Load Halfword	VST	A429	IC
VLI	$VR_1, VR_3, D_2(B_2)$	Load Indirect	RSE	E400	IC
VLID	$VR_1, VR_3, D_2(B_2)$	Load Indirect (L)	RSE	E410	IC
VLIE	$VR_1, VR_3, D_2(B_2)$	Load Indirect (S)	RSE	E400	IC
VLINT	$VR_1,RS_2(RT_2)$	Load Integer Vector	VST	A42A	IC
VLM	$VR_1,RS_2(RT_2)$	Load Matched	VST	A40A	IC
VLMD	$VR_1,RS_2(RT_2)$	Load Matched (L)	VST	A41A	IC
VLMDQ	VR ₁ ,FR ₂	Load Matched (L)	QV	A59A	IC
VLMDR	VR ₁ ,VR ₂	Load Matched (L)	VV	A51A	IC
VLME	$VR_1,RS_2(RT_2)$	Load Matched (S)	VST	A40A	iC
VLMEQ	VR ₁ ,FR ₂	Load Matched (S)	QV	A58A	ic
VLMER	VR ₁ ,VR ₂	Load Matched (S)	VV	A50A	IC
VLMQ	VR ₁ ,GR ₂	Load Matched	QV	ASAA	ic
VLMR	VR ₁ ,VR ₂	Load Matched	VV	A50A	ic
VLNDR	VR ₁ ,VR ₂	Load Negative (L)	VV	A551	IM
VLNER	VR ₁ ,VR ₂	Load Negative (S)	VV	A541	IM
VLNR	VR ₁ ,VR ₂	Load Negative	VV	A561	IM
VLPDR	VR ₁ ,VR ₂	Load Positive (L)	VV	A550	IM
VLPER	VR ₁ ,VR ₂	Load Positive (S)	VV	A540	IM
VLPR	VR ₁ ,VR ₂	Load Positive	VV	A560	IM
VLQ	VR ₁ ,GR ₂	Load	Qν	A5A9	IC
VLR	VR ₁ ,VR ₂	Load	VV	A509	ic
VLVCA	D ₂ (B ₂)	Load VCT from Address	s	A6C4	NO c
VLVCU	GR ₁	Load VCT and Update	RRE	A645	NO c
VLVM	RS ₂	Load VMR	VS	A680	NC
VLY	VR ₁ ,RS ₂ (RT ₂)	Load Expanded	VST	A40B	IC
VLYD	VR ₁ ,RS ₂ (RT ₂)	Load Expanded (L)	VST	A41B	iC
VLYE	VR ₁ ,RS ₂ (RT ₂)	Load Expanded (S)	VST	A40B	iC
VLZDR	VR ₁	Load Zero (L)	VV	A51B	ic
VLZER	VR ₁	Load Zero (S)	VV	A50B	iC
VLZR	VR ₁	Load Zero	VV	A50B	iC
VM	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply	VST	A422	iM
VMAD	$VR_1, VR_3, RS_2(RT_2)$	Multiply and Add (L)	VST	A414	IM
DDAMV	VR ₁ ,FR ₃ ,VR ₂	Multiply and Add (L)	Qν	A594	IM
/MADS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Add (L)	QST	A494	IM
VMAE	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Multiply and Add (S/L)	VST	A404	IM
VMAEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Add (S/L)	QV.	A584	IM

Floating-point operand lengths:

(E)	Extended	source	and	result.
· ·				

(E/L) Extended source, long result. (L/E) Long source, extended result. (L) Long source and result.

Long source, short result.

(S/L) Short source, long result. Short source and result.

Notes:

- Condition code set.
 - Interruptible instruction.
- New condition code loaded.
- Privileged instruction.
 - Semiprivileged instruction.
- Execution in problem state and supervisor state differs.
- Condition code may be set.
- Class (for instructions subject to vector-control bit, CR 0 bit 14)
 - Interruptible; (VCT VIX) elements processed.
 - Interruptible; either (bit count in a general register) elements or IG: (section-size - VIX) elements processed, whichever is fewer.
 - Interruptible; (VCT VIX) elements processed, vector-mask mode. IM:
- 4 IP: Interruptible; (partial-sum-number - VIX) elements processed.
 - 17: Interruptible; (section-size) elements processed.
 - Not interruptible; (VCT) elements processed.
 - NZ. Not interruptible; (section-size) elements processed.
- NO: Not interruptible; no elements processed (VSR/VAC housekeeping).
- Not interruptible; one element processed.

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & No	
VMAES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Add (S/L)	ast	A484	IM	
VMCD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and	VST	A416	IM	
VMCDR	VR ₁ ,VR ₃ ,VR ₂	Accumulate (L) Multiply and	vv	A516	IM	
VMCE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Accumulate (L) Multiply and Accumulate (S/L)	VST	A406	IM	
VMCER	VR ₁ ,VR ₃ ,VR ₂	Multiply and Accumulate (S/L)	VV	A506	IM	
VMD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply (L)	VST	A412	IM	
VMDQ	VR ₁ ,FR ₃ ,VR ₂	Multiply (L)	QV	A592	IM	
VMDR	VR_1, VR_3, VR_2	Multiply (L)	VV	A512	IM	
VMDS	$VR_1,FR_3,RS_2(RT_2)$	Multiply (L)	QST	A492	IM	
VME	$VR_1, VR_3, RS_2(RT_2)$	Multiply (S/L)	VST	A402	IM	
VMEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply (S/L)	Q۷	A582	IM	
VMER	VR ₁ ,VR ₃ ,VR ₂	Multiply (S/L)	VV	A502	IM	
VMES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply (S/L)	QST	A482	IM	
VMNSD	VR ₁ ,FR ₃ ,GR ₂	Minimum Signed (L)	VR	A611	IM	
VMNSE	VR ₁ ,FR ₃ ,GR ₂	Minimum Signed (S)	VR	A601	IM	
VMQ	VR ₁ ,GR ₃ ,VR ₂	Multiply	QV	A5A2	IM	
VMR	VR ₁ ,VR ₃ ,VR ₂	Multiply	vv s	A522	IM NZ	
VMRRS	D ₂ (B ₂)	Restore VMR	S	A6C3 A6C1	NZ	
VMRSV	D ₂ (B ₂)	Save VMR	QST	A4A2	IM	
VMS VMSD	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Multiply Multiply and Subtract (L)	VST	A415	IM	
VMSDQ	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Multiply and Subtract (L)	QV	A595	iM	
VMSDS	VR_1,FR_3,VR_2 $VR_1,FR_3,RS_2(RT_2)$	Multiply and Subtract (L)	QST	A495	IM	
VMSE	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Multiply and Subtract (S/L)	VST	A405	IM	
VMSEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Subtract (S/L)	αv	A585	IM	
VMSES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (S/L)	QST	A485	IM	
VMXAD	VR ₁ ,FR ₃ ,GR ₂	Maximum Absolute (L)	VR	A612	IM	
VMXAE	VR ₁ ,FR ₃ ,GR ₂	Maximum Absolute (S)	VR	A602	IM	
VMXSD	VR ₁ ,FR ₃ ,GR ₂	Maximum Signed (L)	VR	A610	IM	
VMXSE	VR ₁ ,FR ₃ ,GR ₂	Maximum Signed (S)	VR	A600	IM	
VN	VR ₁ , VR ₃ , RS ₂ (RT ₂)	AND	VST	A424	IM	
VNQ	VR ₁ ,GR ₃ ,VR ₂	AND	QV	A5A4	1M	
VNR	VR ₁ ,VR ₃ ,VR ₂	AND	VV	A524	IM	
VNS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	AND	QST	A4A4	IM	
VNVM	RS ₂	AND to VMR	VS	A684	NC	
VO	$VR_1, VR_3, RS_2(RT_2)$	OR	VST	A425	IM	
voa	VR ₁ ,GR ₃ ,VR ₂	OR	QV	A5A5	IM	
VOR	VR ₁ ,VR ₃ ,VR ₂	OR	VV	A525	IM	
vos	$VR_1,GR_3,RS_2(RT_2)$	OR	QST	A4A5	IM	
VOVM	RS ₂	OR to VMR	vs	A685	NC	
VRCL	D ₂ (B ₂)	Clear VR	s	A6C5	IZ	
VRRS	GR ₁	Restore VR	RRE	A648	IZ	хc
VRSV	GR ₁	Save VR	RRE	A64A	IZ	С
VRSVC	GR ₁	Save Changed VR	RRE	A649	IZ	рс
VS	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Subtract	VST	A421	IM	
VSD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Subtract (L)	VST	A411	IM	
VSDQ	VR ₁ ,FR ₃ ,VR ₂	Subtract (L)	QV	A591	IM	
VSDR	VR ₁ ,VR ₃ ,VR ₂	Subtract (L)	VV	A511	IM	
VSDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Subtract (L)	QST	A491	IM IM	
VSE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Subtract (S)	VST	A401	IM	
VSEQ	VR ₁ ,FR ₃ ,VR ₂	Subtract (S)	۵۷	A581 A501	IM	
VSER	VR ₁ ,VR ₃ ,VR ₂	Subtract (S)			IM	
VSES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Subtract (S)	QST RSE	A481 E425	IM	
VSLL	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Shift Left Single Logical Sum Partial Sums (L)	VR	A61A	IP	
VSPSD VSQ	VR ₁ ,FR ₂ VR ₁ ,GR ₃ ,VR ₂	Subtract	QV	A5A1	IM	
VSR	VR ₁ , VR ₃ , VR ₂ VR ₁ , VR ₃ , VR ₂	Subtract	VV	A521	IM	

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mne- monic Operands		Name	For- mat	Op Code	Class & Notes
VSRRS	D ₂ (B ₂)	Restore VSR	s	A6C2	IZ x
VSRSV	D ₂ (B ₂)	Save VSR	S	A6C0	NO x
VSS	$VR_1,GR_3,RS_2(RT_2)$	Subtract	QST	A4A1	IM
VST	$VR_1,RS_2(RT_2)$	Store	VST	A40D	IC
VSTD	$VR_1,RS_2(RT_2)$	Store (L)	VST	A41D	IC
VSTE	$VR_1,RS_2(RT_2)$	Store (S)	VST	A40D	IC
VSTH	$VR_1,RS_2(RT_2)$	Store Halfword	VST	A42D	IC
VSTI	$VR_1, VR_3, D_2(B_2)$	Store Indirect	RSE	E401	IC
VSTID	$VR_1, VR_3, D_2(B_2)$	Store Indirect (L)	RSE	E411	IC
VSTIE	$VR_1, VR_3, D_2(B_2)$	Store Indirect (S)	RSE	E401	IC
VSTK	$VR_1,RS_2(RT_2)$	Store Compressed	VST	A40F	IC
VSTKD	$VR_1,RS_2(RT_2)$	Store Compressed (L)	VST	A41F	IC
VSTKE	$VR_1,RS_2(RT_2)$	Store Compressed (S)	VST	A40F	IC
VSTM	$VR_1,RS_2(RT_2)$	Store Matched	VST	A40E	IC
VSTMD	$VR_1,RS_2(RT_2)$	Store Matched (L)	VST	A41E	IC
VSTME	$VR_1,RS_2(RT_2)$	Store Matched (S)	VST	A40E	IC
VSTVM	RS ₂	Store VMR	VS	A682	NC
VSTVP	D ₂ (B ₂)	Store Vector Parameters	S	A6C8	NO
VSVMM	D ₂ (B ₂)	Set Vector Mask Mode	S	A6C6	NO
VTVM		Test VMR	RRE	A640	NC c
VX	$VR_1, VR_3, RS_2(RT_2)$	Exclusive OR	VST	A426	IM
VXEL	VR ₁ ,GR ₃ ,GR ₂	Extract Element	VR	A629	N1
VXELD	VR ₁ ,FR ₃ ,GR ₂	Extract Element (L)	VR	A619	N1
VXELE	VR ₁ ,FR ₃ ,GR ₂	Extract Element (S)	VR	A609	N1
DXV	VR ₁ ,GR ₃ ,VR ₂	Exclusive OR	QV	A5A6	IM
VXR	VR ₁ , VR ₃ , VR ₂	Exclusive OR	VV	A526	IM
VXS	$VR_1,GR_3,RS_2(RT_2)$	Exclusive OR	QST	A4A6	IM
VXVC	GR ₁	Extract VCT	RRE	A644	NO
VXVM	RS ₂	Exclusive OR to VMR	VS	A686	NC
VXVMM	GR ₁	Extract Vector Mask Mode	RRE	A646	NO
VZPSD	VR ₁	Zero Partial Sums (L)	VR	A61B	IP
WRD	D ₁ (B ₁),l ₂	Write Direct	SI	84	р
X	$R_1,D_2(X_2,B_2)$	Exclusive OR	RX	57	·c
XC	$D_1(L,B_1),D_2(B_2)$	Exclusive OR	SS	D7	C
XI	D ₁ (B ₁),l ₂	Exclusive OR	SI	97	С
XR	R ₁ ,R ₂	Exclusive OR	RR	17	С
ZAP	$D_1(L_1,B_1),D_2(L_2,B_2)$	Zero and Add	SS	F8	С
	Model-dependent	Diagnose		83	ру

Floati	ng-poir	١t	operand	lengths:

- (E) Extended source and result. (E/L) Extended source, long result.
- (L/E) Long source, extended result.
 (L) Long source and result.
- (L/S) Long source, short result.(S/L) Short source, long result.(S) Short source and result.

Notes:

- c. Condition code set.i. Interruptible instruction.
- n. New condition code loaded.
- p. Privileged instruction.
- q. Semiprivileged instruction.x. Execution in problem state and
- supervisor state differs.
 y. Condition code may be set.

Class (for instructions subject to vector-control bit, CR 0 bit 14)

- IC: Interruptible; (VCT VIX) elements processed.
 - Interruptible; either (bit count in a general register) elements or (section-size VIX) elements processed, whichever is fewer.
- Interruptible; (VCT VIX) elements processed, vector-mask mode.
 Interruptible; (partial-sum-number VIX) elements processed.
- IZ: Interruptible; (section-size) elements processed.
- NC: Not interruptible; (VCT) elements processed.
- NZ: Not interruptible; (section-size) elements processed.
- NO: Not interruptible; no elements processed (VSR/VAC housekeeping).
- Not interruptible; one element processed.

MACHINE INSTRUCTIONS (Cont'd)

By Operation Code

By Ope	eration Co
Op Code	Mne- monic
04	SPM
05	BALR
06 07	BCTR BCR
08	SSK
09	ISK
OA	SVC
OD OE	BASR MVCL
0F	CLCL
10	LPR
11	LNR LTR
13	LCR
14	NR
15	CLR
16 17	OR XR
18	LR
19	CR
1A 1B	AR SR
1C	MR
1D	DR
1E	ALR
1F 20	SLR LPDR
21	LNDR
22	LTDR
23	LCDR
25	HDR LRDR
26	MXR
27	MXDR
28 29	LDR CDR
2A	ADR
2B	SDR
2C 2D	MDR DDR
2E	AWR
2F	SWR
30 31	LPER LNER
32	LTER
33	LCER
34	HER
35 36	LRER AXR
37	SXR
38	LER
39 3A	CER AER
3B	SER
3C	MER
3D	DER
3E 3F	AUR SUR
40	STH
41	LA
42 43	STC IC
44	EX
45	BAL
46	ВСТ

Op Code	Mne- monic	Op Code	Mne- monic
47	BC	9C00	SIO
48	LH	9C01	SIOF
49	СН	9C02	RIO
4A	AH	9D00	TIO
4B	SH	9D01 9E00	CLRIO
4C	MH	9E00	HIO HDV
4D 4E	BAS CVD	9F00	TCH
4F	CVB	9F01	CLRCH
50	ST	A400	VAE
54	N	A401	VSE
55	CL	A402	VME
56	0	A403	VDE
57	X	A404	VMAE
58	L	A405	VMSE
59 5A	C A	A406 A407	VMCE VACE
5A 5B	S	A407	VACE
5C	M	A409	VL
5D	D	A409	VLE
5E	AL	A40A	VLM
5F	SĽ	A40A	VLME
60	STD	A40B	VLY
67	MXD	A40B	VLYE
68	LD	A40D	VST
69	CD	A40D A40E	VSTE
6A	AD	A40E A40E	VSTM VSTME
6B 6C	SD MD	A40F	VSTK
6D	DD	A40F	VSTKE
6E	AW	A410	VAD
6F	sw	A411	VSD
70	STE	A412	VMD
78	LE	A413	VDD
79	CE	A414	VMAD
7A	AE	A415	VMSD
7B	SE	A416	VMCD
7C . 7D	ME DE	A417 A418	VACD VCD
7E	AU	A419	VLD
7F	SU	A41A	VLMD
80	SSM	A41B	VLYD
82.	LPSW	A41D	VSTD
83	Diagnose	A41E	VSTMD
84	WRD	A41F	VSTKD
85	RDD	A420	VA
86	BXH	A421	VS
87 88	BXLE SRL	A422 A424	VM VN
89	SHL	A424 A425	VN
8A	SRA	A426	VX
8B	SLA	A428	VC
8C	SRDL	A429	VLH
8D	SLDL	A42A	VLINT
8E	SRDA	A42D	VSTH
8F	SLDA	A480	VAES
90	STM	A481	VSES
91	TM	A482	VMES
92	MVI	A483	VDES
93 94	TS NI	A484 A485	VMAES VMSES
95	CLI	A485 A488	VCES
96	OI	A490	VADS
97	ΧI	A491	VSDS
98	LM	A492	VMDS

MACHINE INSTRUCTIONS (Cont'd) By Operation Code (Cont'd)

By Ope	ration Co	de (C
Op Code	Mne- monic	
A493	VDDS	1 [
A494	VMADS	
A495	VMSDS	
A498	VCDS	
A4A0	VAS	
A4A1	VSS VMS	
A4A2 A4A4	VNS	
A4A5	VOS	1 1
A4A6	vxs	1 1
A4A8	vcs	
A500	VAER	
A501	VSER	1 1
A502	VMER	
A503	VDER	
A506 A507	VMCER VACER	1 1
A507	VACER	
A509	VLER	1 1
A509	VLR	
A50A	VLMER	
A50A	VLMR	
A50B	VLZER	
A50B	VLZR	1 1
A510	VADR	
A511	VSDR	1 1
A512 A513	VMDR VDDR	1 1
A516	VMCDR	1 1
A517	VACDR	
A518	VCDR	
A519	VLDR	
A51A	VLMDR	
A51B	VLZDR	
A520	VAR	
A521 A522	VSR VMR	
A524	VNR	
A525	VOR	11
A526	VXR	11
A528	VCR	11
A540	VLPER	1 1
A541	VLNER	
A542	VLCER	
A550 A551	VLPDR VLNDR	
A552	VLCDR	
A560	VLPR	
A561	VLNR	
A562	VLCR	
À580	VAEQ	
A581	VSEQ	1 1
A582	VMEQ	
A583 A584	VDEQ VMAEQ	
A585	VMSEQ	
A588	VCEQ	
A589	VLEQ	
A58A	VLMEQ	
A590	VADQ	
A591	VSDQ	
A592	VMDQ	
A593 A594	VDDQ	
A034	VIVIADQ	1 1

A595

VMSDQ

ont'd)	oont u,			
Ор	Mne-		Op	Mne-
Code	monic		Code	monic
A598 A599	VCDQ VLDQ		B208 B209	SPT STPT
A59A	VLMDQ		B209	SPKA
A5A0	VAQ		B20B	IPK
A5A1	vsq		B20D	PTLB
A5A2	VMQ		B210	SPX
A5A4	VNQ		B211	STPX
A5A5	voa		B212	STAP
A5A6	VXΩ		B213	RRB
A5A8	VCQ		B218	PC SAC
A5A9 A5AA	VLQ VLMQ		B219 B221	IPTE
A600	VMXSE		B223	IVSK
A601	VMNSE		B224	IAC
A602	VMXAE		B225	SSAR
A608	VLELE		B226	EPAR
A609	VXELE		B227	ESAR
A610	VMXSD		B228	PT
A611	VMNSD		B229	ISKE
A612 A618	VMXAD VLELD		B22A B22B	RRBE SSKE
A619	VXELD		B22C	TB
A61A	VSPSD		B6	STCTL
A61B	VZPSD		B7	LCTL
A628	VLEL		BA	CS
A629	VXEL		BB	CDS
A640	VTVM		BD	CLM
A641	VCVM		BE	STCM
A642	VCZVM		BF D1	ICM
A643 A644	VCOVM VXVC		D1 D2	MVN MVC
A645	VLVCU		D3	MVZ
A646	VXVMM		D4	NC
A648	VRRS		D5	CLC
A649	VRSVC		D6	ос
A64A	VRSV		D7	XC
A680	VLVM		D9	MVCK
A681	VLCVM		DA	MVCP
A682	VSTVM		DB DC	MVCS TR
A684 A685	VNVM VOVM		DD	TRT
A686	VXVM		DE	ED
A6C0	VSRSV		DF	EDMK
A6C1	VMRSV		E400	VLI
A6C2	VSRRS		E400	VLIE
A6C3	VMRRS		E401	VSTI
A6C4	VLVCA		E401	VSTIE
A6C5	VRCL VSVMM		E410 E411	VLID VSTID
A6C6 A6C8	VSTVP		E411	VSRL
A6CA	VACSV		E425	VSLL
A6CB	VACRS		E428	VLBIX
AC	STNSM		E500	LASP
AD	STOSM		E501	TPROT
AE	SIGP		E8	MVCIN
AF	MC		FO	SRP
B1	LRA		F1	MVO
B200	CONCS		F2 F3	PACK UNPK
B201 B202	STIDP		F8	ZAP
B202 B203	STIDE		F9	CP
B204	SCK		FA	AP
B205	STCK		FB	SP
B206	SCKC		FC	MP
B207	STCKC	l	FD	DP

CONDITION CODES

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Binary and Logical Instructions (See Note)				
Add	Zero	< Zero	> Zero	Overflow
Add Halfword	Zero	< Zero	> Zero	Overflow
Add Logical	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
AND	Zero	Not zero		
Compare	Equal	First op low	First op high	
Compare and Swap	Equal	Not equal		
Compare Double and Swap	Equal	Not equal		
Compare Halfword	Equal	First op low	First op high	
Compare Logical	Equal	First op low	First op high	
Compare Logical Characters under Mask	Equal, or mask is zero	First op low	First op high	
Compare Logical Long	Equal, or lengths both = 0	First op low	First op high	
Exclusive OR	Zero	Not zero		
Insert Characters under Mask	All zero, or mask is zero	Leftmost bit = 1	Not zero, but with leftmost bit = 0	
Load and Test	Zero	< Zero	> Zero	
Load Complement	Zero	< Zero	> Zero	Overflow
Load Negative	Zero	< Zero		
Load Positive	Zero		> Zero	Overflow
Move Long	Operand lengths equal	First op shorter	First op longer	Overlap
OR	Zero	Not zero		
Shift Left Double	Zero	< Zero	> Zero	Overflow
Shift Left Single	Zero	< Zero	> Zero	Overflow
Shift Right Double	Zero	< Zero	> Zero	
Shift Right Single	Zero	< Zero	> Zero	
Subtract	Zero	< Zero	> Zero	Overflow
Subtract Halfword	Zero	< Zero	> Zero	Overflow
Subtract Logical		Not zero, no carrry	Zero, carry	Not zero, carry
Test and Set	Leftmost bit zero	Leftmost bit one		
Test under Mask	All zeros, or mask is zero	Mixed 0's and 1's		All ones
Translate and Test	All zeros	Not zero, scan incomplete	Not zero, scan complete	

CONDITION CODES (Cont'd)

COMPLIANCE CODES	CONDITION CODES (CONT d)								
Condition Code →	0	1	2	3					
Mask Bit Value →	8	4	2	1					
Decimal Instructions									
Add Decimal	Zero	< Zero	> Zero	Overflow					
Compare Decimal	Equal	First op low	First op high						
Edit	Zero	< Zero	> Zero						
Edit and Mark	Zero	< Zero	> Zero						
Shift and Round Decimal	Zero	< Zero	> Zero	Overflow					
Subtract Decimal	Zero	< Zero	> Zero	Overflow					
Zero and Add	Zero	< Zero	> Zero	Overflow					
Floating-Point Instructions (See Note)									
Add Normalized	Zero	< Zero	> Zero						
Add Unnormalized	Zero	< Zero	> Zero						
Compare	Equal	First op low	First op high						
Load and Test	Zero	< Zero	> Zero						
Load Complement	Zero	< Zero	> Zero						
Load Negative	Zero	< Zero							
Load Positive	Zero		> Zero						
Subtract Normalized	Zero	< Zero	> Zero						
Subtract Unnormalized	Zero	< Zero	> Zero						
General Instructions									
Count Left Zeros in VMR	Active bits all zeros	Active bits 0's and 1's		Active bits all ones					
Count Ones in VMR	Active bits all zeros	Active bits 0's and 1's		Active bits all ones					
Load Bit Index	VCT = 0 and bit count = 0	VCT = 0 and bit count < 0	VCT = section size and bit count > 0	VCT > 0 and bit count not > 0					
Load VCT and Update	VCT = 0 and new count = 0	VCT = 0 and new count < 0	VCT = section size and new count > 0	VCT > 0 and new count = 0					
Load VCT from Address	VCT = 0 and eff addr = 0	VCT = 0 and eff addr < 0	VCT = section size and eff addr > section size	VCT > 0 and eff addr ≤ section size					
Restore VR	VR14-VR15 examined and not loaded	VR0-VR13 examined and not loaded	VR14-VR15 loaded	VRO-VR13 loaded					

Note: Vector instructions with floating-point operands do not set the condition code.

CONDITION CODES (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
General Instructions (Continued)				
Save VR	VR14-VR15 examined and not stored	VR0-VR13 VR14-VR15 stored and not stored		VR0-VR13 stored
Store Clock	Set state	Not-set state	Error state	Stopped state or not oper
Test VMR	Active bits all zeros	Active bits 0's and 1's		Active bits all ones
Control Instructions				
Connect Channel Set	Successful	Connected to other CPU		Not oper
Diagnose	See Note	See Note	See Note	See Note
Disconnect Channel Set	Successful	Connected to other CPU		Not oper
Insert Address Space Control	Zero	One		
Load Address Space Parameters	Parameters loaded	Primary not available	Secondary not auth- orized or not available	Space- switch event
Load PSW	See Note	See Note See Note		See Note
Load Real Address	Translation available	Segment- table entry invalid	Page- table entry invalid	Table length exceeded
Move to Primary	Length ≤ 256			Length > 256
Move to Secondary	Length ≤ 256			Length > 256
Move with Key	Length ≤ 256			Length > 256
Reset Reference Bit	Ref = 0, Chg = 0	Ref = 0, Chg = 1	Ref = 1, Chg = 0	Ref = 1, Chg = 1
Reset Reference Bit Extended	Ref = 0, •Chg = 0	Ref = 0, Chg = 1	Ref = 1, Chg = 0	Ref = 1, Chg = 1

Note: For Diagnose, the resulting condition code is model-dependent. For Load PSW, the condition code is loaded from a field of the second operand (the new PSW's condition code field).

CONDITION CODES (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Control Instructions (Continued)				
Save Changed VR	VR14-VR15 examined and not stored	VR0-VR13 examined and not stored	VR14-VR15 stored	VRO-VR13 stored
Set Clock	Set	Secure		Not oper
Signal Processor	Accepted	Status stored	Busy	Not oper
Test Block	Usable	Unusable		
Test Protection	Fetch and store allowed	Fetch allowed; no store allowed	No fetch or store allowed	Translation not available
Input/Output Instructions				
Clear Channel	Reset signaled		Channel busy	Not oper
Clear I/O	No oper- ation in progress	CSW stored	Channel busy	Not oper
Halt Device	Busy or interruption pending	CSW stored	Channel working	Not oper
Halt I/O	Interruption pending	CSW stored	Burst op stopped	Not oper
Resume I/O	Successful			Not oper
Start I/O	Successful	CSW stored	Busy	Not oper
Start I/O Fast Release	Successful	CSW stored	Busy	Not oper
Stored Channel ID	Chan ID stored	CSW stored	Busy	Not oper
Test Channel	Available	Interruption pending	Working in burst mode	Not oper
Test I/O	Available	CSW stored	Busy	Not oper

ASSEMBLER INSTRUCTIONS

Function	Mnemonic	Meaning
Data definition	DC DS CCW CCW0** CCW1**	Define constant Define storage Define channel command word Define format-0 channel command word Define format-1 channel command word
Program sectioning and linking	START LOCTR** CSECT DSECT DXD* CXD* COM AMODE** RMODE** ENTRY EXTRN WXTRN	Start assembly Specify multiple location counters Identify control section Identify dummy section Define external dummy section Cumulative length of external dummy section Identify blank common control section Specify addressing mode Specify residence mode Identify entry-point symbol Identify external symbol Identify weak external symbol
Base register assignment	USING DROP	Use base address register Drop base address register
Control of listings	TITLE EJECT SPACE PRINT	Identify assembly output Start new page Space listing Print optional data
Program Control	ICTL ISEQ PUNCH REPRO ORG EQU OPSYN* PUSH* POP* LTORG CNOP COPY END	Input format control Input sequence checking Punch a card Reproduce following card Set location counter Equate symbol Equate operation code Save current PRINT or USING status Restore PRINT or USING status Begin literal pool Conditional no operation Copy predefined source coding End assembly
Macro definition	MACRO MEXIT MEND AREAD**	Macro definition header Macro definition exit Macro definition trailer Assign card to SETC symbol
Conditional assembly	ACTR AGO AIF ANOP GBLA GBLB GBLC LCLA LCLB LCLC MNOTE MHELP** SETA SETB SETC	Conditional assembly loop counter Unconditional branch Conditional branch Assembly no operation Define global SETA symbol Define global SETB symbol Define global SETC symbol Define local SETC symbol Define local SETC symbol Define local SETC symbol Generate error message Trace macro flow Set arithmetic variable symbol Set character variable symbol

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

EXTENDED MNEMONIC INSTRUCTIONS

Use	Extended Mne- monic* (RX or RR)	Meaning	Machine Instr.* (RX or RR)
General	B or BR NOP or NOPR	Unconditional Branch No Operation	BC or BCR 15, BC or BCR 0,
After Compare Instructions (A:B)	BH or BHR BL or BLR BE or BER BNH or BNHR BNL or BNLR BNE or BNER	Branch on A High Branch on A Low Branch on A Equal B Branch on A Not High Branch on A Not Low Branch on A Not Equal B	BC or BCR 2, BC or BCR 4, BC or BCR 8, BC or BCR 13, BC or BCR 11, BC or BCR 7,
After Arithmetic Instructions	BP or BPR BM or BMR BZ or BZR BO or BOR BNP or BNPR BNM or BNMR BNZ or BNZR BNO or BNZR	Branch on Plus Branch on Minus Branch on Zero Branch on Overflow Branch on Not Plus Branch on Not Minus Branch on Not Zero Branch on No Overflow	BC or BCR 2, BC or BCR 4, BC or BCR 8, BC or BCR 1, BC or BCR 13, BC or BCR 11, BC or BCR 7, BC or BCR 7,
After Test under Mask Instruction	BO or BOR BM or BMR BZ or BZR BNO or BNOR BNM or BNMR BNZ or BNZR	Branch if Ones Branch if Mixed Branch if Zeros Branch if Not Ones Branch if Not Mixed Branch if Not Zeros	BC or BCR 1, BC or BCR 4, BC or BCR 8, BC or BCR 14, BC or BCR 11, BC or BCR 7,

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

CNOP ALIGNMENT

DOUBLEWORD						
WOF	WORD				RD	
HALFWORD	RD HALFWORD			HALFWORD		FWORD
BYTE BYTE	BYTE	BYTE	BYTE	BYTE	BYTE	BYTE
1	1		1		1	
0,4	2,4		0,4		2,4	
0,8	2,8		4,8		6,8	

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

SUMMARY OF CONSTANTS

	Гуре	implied Length, Bytes	Alignment	Format	Trunca- tion/ Padding
	С	-	byte	characters	right
.	X		byte	hexadecimal digits	left
	В	-	byte	binary digits	left
	F	4	word	fixed-point binary	left
	н	2	halfword	fixed-point binary	left
ł	E	4	word	short floating-point	right
.]	D	8	doubleword	long floating-point	right
	L	16	doubleword	extended floating-point	right
	P	- 1	byte	packed decimal	left
1	Z	- 1	byte	zoned decimal	left
1	Α	4	word	value of address	left
1	Y	2	halfword	value of address	left
	S	2	halfword	address in base-displacement form	_
	٧	4	word	externally defined address value	left
	Q*	. 4	word	symbol naming a DXD or DSECT	left

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

^{*}Not for use with the DOS/VSE Assembler.

^{**}Assembler H Version 2 only.

^{*}Second operand, not shown, is D₂(X₂,B₂) for RX format and R₂ for RR format.

^{*}Not for use with the DOS/VSE Assembler.

FIXED STORAGE LOCATIONS

Area, dec.	Addr type	Hex addr	EC only	Function				
0- 7	Α	0	l	Initial-program-loading PSW				
0- 7	R	0	ļ	Restart new PSW				
8- 15	A	8		Initial-program-loading CCW1				
8- 15 16- 23	A	10		Restart old PSW				
24- 31	R	18	1	Initial-program-loading CCW2 External old PSW				
32- 39	l "R	20		Supervisor-call old PSW				
40- 47	R	28		Program old PSW				
48- 55	R	30	1	Machine-check old PSW				
56- 63	R	38		Input/output old PSW				
64- 71	R	40		Channel-status word (see diagram)				
72- 75	R	48		Channel-address word (see diagram)				
80- 83	R	50		Interval timer				
84- 87	L	54		Trace-table designation (0 control, 8-31 address)				
88- 95	R	58		External new PSW				
96-103	R	60		Supervisor-call new PSW				
104-111	R	68		Program new PSW				
112-119	R	70		Machine-check new PSW				
120-127	R	78		Input/output new PSW				
128-131	R	80		External-interruption parameter for service signal				
132-133	R	84		CPU address associated with external interruption, or				
122 122	R	، ا	l ,	unchanged				
132-133	"	84	Х	CPU address associated with external interruption, or				
134-135	R	86	x	zeros				
136-139	R	88	Î	External-interruption code (see table) SVC interruption (0-12 zeros, 13-14 ILC, 15:0, 16-31				
100 100	l ''	"	^	code)				
140-143	R	8C	l x l	Program interruption (0-12 zeros, 13-14 ILC, 15:0,				
	''	"	^	16-31 code)				
144-147	R	90	l x l	Translation-exception ID (see table)				
148-149	R	94		Monitor class (0-7 zeros, 8-15 class number)				
150-151	R	96	х	PER code (0-3 code, 4-15 zeros)				
152-155	R	98	х	PER address (0-7 zeros, 8-31 address)				
156-159	R	9C		Monitor code (0-7 zeros, 8-31 code)				
168-171	R	A8		Channel ID (0-3 type, 4-15 model, 16-31 max. IOEL				
				length)				
172-175	R	AC		I/O-extended-logout address (0-7 unused, 8-31				
	_ '			address)				
176-179	R	ВО		Limited channel logout (see diagram)				
185	R	B9	X	Measurement byte (0-1 delay, 2-4 count, 5-7 zeros)				
186-187	R	BA	×	I/O address				
216-223 216-223	A R	D8 D8		Store-status CPU-timer save area				
224-231	A	EO		Machine-check CPU-timer save area				
224-231	R	EO		Store-status clock-comparator save area Machine-check clock-comparator save area				
232-239	R	E8		Machine-check-interruption code (see diagram)				
244-247	R	F4		External-damage code (see diagram)				
248-251	R	F8		Failing-storage address (0-5 zeros, 6-31 address)				
252-255	R	FC		Region code*				
256-263	A	100		Store-status PSW save area				
256-351	R	100		Fixed-logout area*				
264-267	A	108	١	Store-status prefix save area				
268-271	Α	10C		Store-status model-dependent save area*				
352-383	Α	160		Store-status floating-point-register save area				
352-383	R	160		Machine-check floating-point-register save area				
384-447	Α	180		Store-status general-register save area				
384-447	R	180		Machine-check general-register save area				
448-511	Α	1C0		Store-status control-register save area				
448-511	R	1C0		Machine-check control-register save area				
795	L	31B		CPU identity for DAS tracing				
A = Absolu	uto odd							

A = Absolute address

CONTROL REGISTERS

CR	Bits	Name of field		Associated with	Init.*
0	0	Block-multiplexing control		Block-multiplexing	0
	1	SSM-suppression control		SSM instruction	0
	2	TOD-clock-sync control		Multiprocessing	0
	3	Low-addr-protection control		Low-address protection	0
	4	Extraction-authority control	7	Dual address space	0
	5	Secondary-space control	3		0
	7	Storage key exception control		Storage-key 4K-byte block	0
	8-12	Translation format		Dynamic address trans	0
	14	Vector control		Vector facility	0
	16	Malfunc-alert subclass mask	7		0
	17	Emergency-signal subcl mask	(0
	18	External-call subclass mask	(Multiprocessing	0
	19	TOD-cik sync-chk subci mask	ر		0
	20	Clk-comparator subclass mask		Clock comparator	0
	21	CPU-timer subclass mask		CPU timer	0
	22	Service-signal subclass mask		Service signal	0
	24	Interval-timer subclass mask		Interval timer	1
	25	Interrupt-key subclass mask		Interrupt key	1
	26	External signal subcl mask		External signal	11
1	0-7	Primary segment-table length	7	Dynamic address trans	0
	8-25	Primary segment-table origin	ß	-,	0
	31	Space-switch-event control		Dual address space	0
2	0-31	Channel masks		Channels	1
3	0-15	PSW-key mask	7	Dual address space	0
	16-31	Secondary ASN	3	Dan address space	0
4	0-15	Authorization index	7	D1 - 44	0
	16-31	Primary ASN	}	Dual address space	Ō
5	0	Subsystem-linkage control	÷		0
5	8-24	Linkage table origin	(Dual address space	ő
	25-31	Linkage table origin	(Dual address space	ŏ
7			-	y	-
_ ′	0-7	Secondary segment table length	}	Dual address space	0
	8-25	Secondary segment-table origin	ر		0
8	16-31	Monitor masks		MC instruction	0
9	0	Successful branching event mask)		0
	1	Instruction-fetching-event mask	1		0
	2	Storage alteration event mask	7	Program-event recording	0
	3	GR-alteration event mask			0
	16-31	PER general register masks	_		0
10	8-31	PER starting address		Program-event recording	0
11	8-31	PER ending address		Program-event recording	0
14	0	Check-stop control	}	Machine-check handling	1 1
	1	Synch. MCEL control	ر	•	1
	3	I/O-extended-logout control		I/O extended logout	0
		Recovery subclass mask)		0
	5 6	Degradation subclass mask			0
		External damage subclass mask	` }	Machine-check handling	1
	7 8	Warning subclass mask	1		0
		AsynchMCEL control			0
	9	Asynch. fixed log control	2		0
	12	ASN translation control	}	Dual address space	0
	20-31	ASN-first-table origin			0
15	8-28	MCE L address		Machine-check handling	512

^{*}Value after initial CPU reset.

VECTOR-STATUS REGISTER

0000 0000	0000 000 M	VCT	VIX	VIU	VCH]
0	1516		32	48	56 6	3

^{15 (}M) Vector-mask-mode bit

L = Logical address

R = Real address

^{*}May vary among models; see System Library manuals for specific model.

^{16-31 (}VCT) Vector count

^{32-47 (}VIX) Vector interruption index

^{48-55 (}VIU) Vector in-use bits

^{56-63 (}VCH) Vector change bits


PROGRAM-STATUS WORD (EC Mode)

0 8 12 18 20 24	1	٥	R		00	0	т	ı	Ε	PSW key	·	:	1	M	Р	s	0	cc	;	Program mask		0000 0000	o
	ō			_						8	1:	2						18	2	0	24		3

Γ	0000 0000	Instruction address
32		63

- 1 (R) Program-event-recording mask
- 5 (T = 1) DAT mode
- 6 (I) Input/output mask
- 7 (E) External mask
- 12 (C = 1) Extended-control mode
- 13 (M) Machine-check mask
- 14 (W = 1) Wait state
- 15 (P = 1) Problem state
- 16 (S = 1) Secondary-space mode
- 18-19 (CC) Condition code
- 20 Fixed-point-overflow mask
- 21 Decimal-overflow mask
- 22 Exponent-underflow mask
- 23 Significance mask

PROGRAM-STATUS WORD (BC Mode)



ILC	СС	Program mask	Instruction address	
32 3	34 :	36 4		63

- 0.5 Channel 0 to 5 masks
- 6 Mask for channel 6 and up
- 7 (E) External mask
- 12 (C = 0) Basic-control mode
- 13 (M) Machine-check mask
- 14 (W = 1) Wait state
- 15 (P = 1) Problem state
- 32-33 (ILC) Instruction-length code
- 34-35 (CC) Condition code
- 36 Fixed-point-overflow mask
- 37 Decimal-overflow mask
- 38 Exponent-underflow mask
- 39 Significance mask

EXTERNAL-INTERRUPTION CODES

For EC mode, at real storage address 134-135 (hex 86-87) For BC mode, at real storage address 26-27 (hex 1A-1B)

Code (binar	'y)	Condition	Code (bina	ry)	Condition
00000000	eeleeee eeeleee eeeelee eeeeelee eeeeeele	Interrupt key External sig 2 External sig 3	00010010 00010010 00010000 00010000 00010000	00000001 00000010 00000011 00000100 00000101	TOD-clock-sync check Clock comparator CPU timer

e- if 1, the bit indicates a concurrent external interruption condition.

PROGRAM-INTERRUPTION CODES

For EC mode, at real storage address 142-143 (hex 8E-8F) For BC mode, at real storage address 42-43 (hex 2A-2B)

Code	
(hex)	Condition
0001	Operation exception
0002	Privileged-operation exception
0003	Execute exception
0004	Protection exception
0005	Addressing exception
0006	Specification exception
0007	Data exception
nn08*	Fixed-point overflow exception
0009	Fixed-point divide exception
000A	Decimal-overflow exception
000B	Decimal-divide exception
nn0C*	Exponent-overflow exception
nn0D*	Exponent-underflow exception
nn0E*	Significance exception
nn0F*	Floating-point divide exception
0010	Segment-translation exception
00 i 1	Page-translation exception
0012	Translation-specification exception
0013	Special-operation exception
0017	ASN-translation specification exception
0019	Vector-operation exception
001C	Space-switch event
nn1E*	Unnormalized-operand exception
001F	PC-translation specification exception
0020	AFX-translation exception
0021	ASX-translation exception
0022	LX-translation exception
0023	EX-translation exception
0024	Primary-authority exception
0025	Secondary-authority exception
0040	Monitor event
0800	PER event (code may be combined with another code)

^{*}Use the Exception-Extension Code table below for bits 0-7 (nn) of the programinterruption code.

EXCEPTION-EXTENSION CODE



O(a)

Arithmetic-partial-completion bit

- O Completion or suppression of instruction and bits 1-7 of the exception-extension code are also zero
- 1 Partial completion of vector instruction
- Arithmetic-result location 1(v)
 - O Scalar register
 - 1 Vector register
- 2-3(ww) Arithmetic-result width
 - 01 4-byte result
 - 10 8-byte result
- 4-7(rrrr) Register number of result designated by the interrupted instruction

DYNAMIC ADDRESS TRANSLATION

Dynamic-Address-Translation Format

			Virtual -Addre	ss Fields	
Segment Size	Page Size		Segment Index	Page Index	Byte Index
64K	2K	[Bits]	8-15	16-20	21-31
1M	2K	0-7	8-11	12-20	21-31
		are			20-31 20-31
	Size 64K 1M 64K	Size Size 64K 2K 1M 2K 64K 4K	Size Size 64K 2K Bits 1M 2K 0-7	Segment Size Page Size Segment Index 64K 2K 1M Bits 0.7 8-11 are 8-15 8-15	Size Index Index 64K 2K Bits 8-15 16-20 1M 2K 0-7 8-11 12-20 64K 4K are 8-15 16-19

Any other combination of bits 8-12 of control register 0 is invalid for translation. 1M-byte segments are not provided on some models; 2K-byte pages are not provided on some models.

Segment-Table Entry

PT length	0000*	Page-table origin	Р	С	Ti	1
0	4	8 2	9	30	31	_

^{29 (}P) Segment-protection bit.

Page-Table Entry (4K)

	Page-frame real address	Ti	EA	
o		12	13	15

^{12 (}I) Page- invalid bit

Page-Table Entry (2K)

Page-frame real address	Ī	0	\square
0	13	14	15

13 (I) Page-invalid bit

TRANSLATION-EXCEPTION IDENTIFICATION

At real storage location 144-147 (hex 90-93)

Interruption Code	Format of the Information Stored
0010 (2K pg) 0011 (4K pg) 0011 (2K pg) 0010 0020 0021 0022 0023 0024	O secondary address, 1-7 zeros, 8-19 address, 20-31 unpredictable O secondary address, 1-7 zeros, 8-20 address, 21-31 unpredictable O secondary address, 1-7 zeros, 8-19 address, 20-31 unpredictable O secondary address, 1-7 zeros, 8-20 address, 21-31 unpredictable O old space-switch-event control, 1-15 zeros, 16-31 old PASN 0-15 zeros, 16-31 address-space number 0-15 zeros, 16-31 program-call number 0-11 zeros, 12-31 program-call number 0-11 zeros, 12-31 program call number 0-15 zeros, 16-31 address-space number

DUAL-ADDRESS-SPACE CONTROL

Program-Call Number




Linkage-Table Entry

П	000 0000	Entry-table origin	ETL	
ō	1	8	26	31

0 (I) LX-invalid bit

26-31 (ETL) Entry-table length

Entry-Table Entry



	Entry parameter	Entry key mask		
64		96	112	127

63(P) Entry problem state

ASN-First-Table Entry

		000 0000		ASN-second- table origin	00	000
ō	1		8		28	31

0(1) AFX-invalid bit

ASN-Second-Table Entry

Γ	000	0000	Authority- table origin	00	A	uthorization index	Authority- table length		0000
0	1		8	30	32		18	60	63

STL	Segment- table origin		x	v	000 0000	Linkage- table origin	Lī	rL.
64	72	90 9	95 9	96 9	7	104	121	127

0 (I) ASX-invalid bit

64-71 (STL) Segment-table length

95 (X) Space-switch-event bit

96 (V) Subsystem-linkage control

121-127 (LTL) Linkage-table length

Trace-Table-Entry Header

Γ	Current-entry control	First-entry control		Last-entry control	
0		32	64		95

^{30 (}C) Common-segment bit

^{31 (}I) Segment-invalid bit


^{*}Normally zeros; ignored on some models.

^{13-14 (}EA) Extended-address bits

MACHINE-CHECK INTERRUPTION CODE

At real storage address 232-239 (hex E8-EF)





Bit	Meaning
0	(SD) System damage
1	(PD) Instruction-processing damage
2	(SR) System recovery
3	(TD) Interval-timer damage
4	(CD) Timing-facility damage
5	(ED) External damage
6	(VF) Vector-facility failure
7	(DG) Degradation
8	(W) Warning
10	(SP) Service-processor damage
13	(VS) Vector-facility source
14	(B) Backed up
15	(D) Delayed
16	(SE) Storage error uncorrected
17	(SC) Storage error corrected
18	(KE) Storage-key error uncorrected
19	(DS) Storage degradation
20	(WP) PSW-CMWP validity
21	(MS) PSW mask and key validity
22	(PM) PSW program-mask and condition-code validity
23	(IA) PSW-instruction-address validity
24	(FA) Failing-storage-address validity
25	(RC) Region-code validity
26	(EC) External-damage-code validity
27	(FP) Floating-point-register validity
28	(GR) General-register validity

CHANNEL-ADDRESS WORD

At real storage address 72-75 (hex 48-4B)

7	Ke	/ s	000		Channel-Program Address	
2	0	4		8		31

4 (S) Suspend-control bit

CHANNEL-COMMAND WORD

Command code	Data address
)	8 31

	1 177777	77777		\neg
Flag	gs 0 ////	/////	Byte count	
32	39 40	48	(63

CD - bit 32 (80) causes use of data-address portion of next CCW.

CC - bit 33 (40) causes use of command code and data address of next CCW.

 ${\sf SLI}$ — bit 34 (20) causes suppression of possible incorrect-length indication. Skip - bit 35 (10) suppresses transfer of information to main storage.

PCI - bit 36 (08) causes a channel-program-controlled interruption.

IDA - bit 37 (04) causes bits 8-31 of CCW to specify location of first IDAW. Suspend - bit 38 (02 causes suspension before execution of this CCW.

CHANNEL-STATUS WORD

At real storage address 64-71 (hex 40-47)

Key	s	L	СС	CCW address	
0	4	5	6	8	31

Unit status	Channel status	Byte count	
32	40	48	63

4 Suspended (only in CSW stored by PCI)

5 Logout pending

6-7 Deferred condition code

32 (80) Attention

33 (40) Status modifier

34 (20) Control-unit end

35 (10) Busy

36 (08) Channel end

37 (04) Device end

38 (02) Unit check

39 (01) Unit exception

40 (80) Program-controlled interruption

41 (40) Incorrect length

42 (20) Program check

43 (10) Protection check

44 (08) Channel-data check

45 (04) Channel-control check

46 (02) Interface-control check

47 (01) Chaining check

48-63 Residual byte count for the

last CCW used

EXTERNAL-DAMAGE CODE

At real storage address 244-247 (hex F4-F7)

(CR) Control-register validity

(ST) Storage logical validity

(DA) Delayed access exception

(CC) Clock-comparator validity

48-63 Machine-check-extended-logout (MCEL) length

(IE) Indirect storage error

(CT) CPU-timer validity

(LG) Logout validity



Meaning

29

30

31

32

34

46

47

(ES) External secondary report

(CN) Channel not operational

(CC) Channel-control failure

(ST) I/O-instruction timeout 5

(TT) I/O-interruption timeout

8 (XN) Expanded storage not operational

(XF) Expanded storage control failure

LIMITED CHANNEL LOGOUT

At real storage address 176-179 (hex BO-BC)

0	SCU id	Detect	Source	00	Field validity flags	TT	0	IA	Seq.	
0	-	4		13					29 3	

4 CPU

5 Channel

6 Main-storage control

7 Main storage

8 CPU

9 Channel

10 Main-storage control

11 Main storage

12 Control unit

15 Full channel logout

16-18 Reserved (000)

19 Sequence code

20 Unit status

21 CCW address and key

22 Channel address

23 Device address

24-25 Type of termination 00 Interface disconnect

01 Stop, stack or normal

10 Selective reset

11 System reset

27 (I) Interface inoperative

28 (A) I/O-error alert

29-31 Sequence code

I/O COMMAND CODES

Standard Command-Code Assignments (CCW bits 0-7)

mmmm mmmm 0 0 0 0 mmmm	mm0 1 mm1 0 0 0 1 0 mm1 1	Read -Read IPL	0000 1110 xxxx	0 1 0 0 1 0 0 0	Sense - Basic Sense - Sense ID Transfer in Channel Read Backward
		Operation			

x - Bit ignored

Standard Meanings of Bits of First Sense Byte

Bit	Designation	Bit	Designation
0	Command reject	4	Data check
1	Intervention required	5	Overrun
2	Bus-out check	6	(Device-dependent)
3	Equipment check	7	(Device-dependent)

Console Printer Channel Commands

Write, No Carrier Return	01	Sense	04
Write, Auto Carrier Return	09	Audible Alarm	08
Read Inquiry	0A	No Operation	03

Card Reader and Card Punch Channel Commands

3504, 3505 Card Readers/3525 Card Punch (GA21-9124)

Channel Command	Bi	nary	Bit Meanings		
Sense	0000	0100	ss	Stacker	
Feed, Select Stacker	SS10	F 0 1 1	00	1:	
Read Only*	11D0	F010	01/10	2	
Diagnostic Read (invalid for 3504)	1101	0010		_	
Read, Feed, Select Stacker*	SSDO	F010	l F	Format Mode	
Write RCE Format*	0001	0001	ō	Unformatted	
3504, 3505 only			1	Formatted	
Write OMR Format†	0011	0001	D	Data Mode	
			ō	1-EBCDIC	
3525 only			1	2-Card image	
Write, Feed, Select Stacker	SSDO	0001	l		
Print Line*	LLLL	L 1 0 1	L (5-bit b	Line Position inary value)	

^{*}Special feature on 3525.

I/O COMMAND CODES (Cont'd)

Printer Channel Commands

Printer Channel Co	mman	ds		
COMMANDS VALID FOR ALL F (Except 3800-3 when in Page Mod		IMPACT PRINTERS - ADDIT		
(Except 5000 0 Wileit iii 1 age moe	,		lumn	Reference
No Operation	03	1403-N1	A	GA24-3312
Space 1 Line Immediate	OB	3203-1, -2	В	GA33-1515
Space 2 Lines Immediate	13	3203.4 3203.5	C	GA33-1515 GA33-1529
Space 3 Lines Immediate	1B	3203-5	c	GA24-3543
Block Data Check	73	4248 <3211 mode>	c	GA24-3927
Allow Data Check	7B	3262-1, -11	Ď	GA24-3733
Skip to Channel 1 Immediate	8B	3262-5 <3262-1 mode>	D	GA24-3936
Skip to Channel 2 Immediate	93 9B	4245-1	D	GA33-1541
Skip to Channel 3 Immediate Skip to Channel 4 Immediate	A3	4245-12, -20	D	GA33-1579
Skip to Channel 5 Immediate	AB	3262 5 <4248 mode>	E	GA24-3936
Skip to Channel 6 Immediate	83	4248 <native mode=""></native>	E	GA24-3927
Skip to Channel 7 Immediate	BB	Use column A, B, C, D, or E		ABCDE
Skip to Channel 8 Immediate	C3	Unfold	23	x x x
Skip to Channel 9 Immediate	CB	Execute Order	33	x
Skip to Channel 10 Immediate	D3	Fold	43	x x x
Skip to Channel 11 Immediate	DB	Advance to End of Sheet	5B	. x
Skip to Channel 12 Immediate	E3	Load Forms Control Buffer	63	. x x x x
•		Raise Cover		1 2
Write Without Spacing	01	Signal Attention	€ 6B	3
Write and Space 1 Line	09	Skip to Channel 0 Immediate	83	4 . 2
Write and Space 2 Lines	11	Clear Printer	87	x x
Write and Space 3 Lines	19	UCS Gate Load	EB	Х2
Write and Skip to Channel 1	89	Load UCS Buffer and Fold	Γ • F3	X X
Write and Skip to Channel 2	91	Verify Band ID	F3	x
Write and Skip to Channel 3	99	Load UCS Buffer (No Fold)	r► FB	X X X X
Write and Skip to Channel 4	A1	Verify Band ID	► FB	×
Write and Skip to Channel 5	A9			
Write and Skip to Channel 6	B1	Release CU and Device	L 14	5
Write and Skip to Channel 7	В9	Sense Intermediate Buffer	<u>-</u> 14	X
Write and Skip to Channel 8	C1 -	Release CU, Reserve Device	34	5
Write and Skip to Channel 9	C9	Heserve CU, Release Device	54	5
Write and Skip to Channel 10 Write and Skip to Channel 11	D1	Reserve CU and Device	74	5
	· D9	Release Device Reserve Device	94	5
Write and Skip to Channel 12	E 1	Release CU	B4	5
Basic Sense	04	Sense ID	D4 E4	5 . X . X X
Dasic Serise	04	Reserve CU	F4	-
3800 3 PAGE MODE COMMAND (See Note X)	s	Read Band ID	OA	x
No Operation	03	Diagnostic Read PLB	02	X. X62
Load Font Index	OF	Diagnostic Write	05	7.862
Load Font Control	1F	Diagnostic Check Read	06	X . X X 2
Load Font	2F	Diagnostic Gate	0/	X X 2
Execute Order Any State	33	Diagnostic Read UCS Buffer	L+ 0A	x x
Load Font Equivalence	3F	Diagnostic Read FCB	12	x x x
Delete Font	4F			
Begin Page Segment	5F	X = Valid; . = Invalid; Blank =	N/A	
Delete Page Segment	6F	1 = No action occurs (except 3	211).	
Include Page Segment	7F	2 = No action occurs.		
Execute Order Home State	8F	3 = No action occurs (except 4		
Set Home State	97 9F	4 = 3211 only (no action occur		8
Load Copy Control	AF	<3211 mode> and 320	03.4).	
Begin Page		5 = Two-channel switch feature		
End Page Load Page Description	BF CF	6 = No action occurs (except 4		ND 15 1D
Begin Overlay	DF	7 = 1403 N1 also uses comman		
Delete Overlay	EF	8D, 95, 9D, A5, AD, B5, B and E5.	J, CJ, CI	J, JJ, JU,
	٠,	8 = 3211 and 4248 <3211 mo	de > only	<i>i</i> .
Write Factored Text Control	G0			
Write Text	2D	3800-1, 3 - ADDITIONAL CO	OMMANI	os
Write Image Control	3D	(Except 3800-3 when in Page N		
Write Image	4D			
End	5D	End of Transmission		07
Load Page Position	6 D	Mark Form		17
		Load Copy Number		23
Basic Sense	04	Execute Order Any State		33
Sense Intermediate Buffer	14	Initialize Printer		37
Sense Error Log	24	Load Forms Overlay Seq Contr	rol	43
Sense ID	E4	Select Translate Table 0		47
		Load Writable Char Gen Modul	le	53
3800-1 Reference: GA26-1635		Select Translate Table 1		57
3800-3 Reference: GA32-0050		Load Forms Control Buffer		63
N . W O		Select Translate Table 2		67
Note X: Other 3800-3 command:		Select Translate Table 3		77
rejected with command retry; t		Load Translate Table		83
retry will succeed because Pag	e Mode	Clear Printer		87
will have been reset.				
Note V: For 2000 2 41 2	Hom-	Load Graphic Char Modification Load Copy Modification	n	25
Note Y: For 3800-3 only, the Set State (97) command will be rej	nome	Load Copy Modification		35
with command retry; the retry		Sense Intermediate Buffer		14
succeed because Page Mode w		Sense Error Log		24
been set.		Sense ID		E4
		· · · · · · · · · · · · · · · · · · ·		

m - Modifier bit for specific type of I/O device

[†]Special feature.

I/O COMMAND CODES (Cont'd)

Direct Access Storage Devices

Use this chart to find the proper column in the DASD Channel Commands table and to find order numbers for DASD reference manuals. See DASD manuals for the restrictions and details of operations.

		С	ount/K	ey/Data	Devic	es		FI	ВА	
		3330				3380	3380		ices	Controller
Controller	2305	3333	3344	3350	3375	-0-A	-D-E	3310	3370	Manual
DASD-A1								col6		GA26-1660
DASD-A4			col2							GA33-1526
DASD-A6			col2					1		GA33-1566
DASD-A7									col6	GA33-1539
DDA-30		col2								GA33-1510
DDA-40	i		col2							GA33-1506
IFA		col2	col2							GA24-3632
ISC		col2	col2	col2						GA26-1620
ISC-SA		col2		col2						GA32-0036
2835	col1									GA26-1589
3830-1		*col2								GA26-1592
3830-2		col2	col2	col2						GA26-1617
3830-3		col2		col2						GA32-0036
3880-1		col2	col2	col2	col4				col6	GA26-1661
3880-2		col2	col2	col2	col4	col4			col6	GA26-1661
3880-3						col4	col4			GA26-1661
3880-4					col4				col6	GA26-1661
3880-11 (ND)		col2		col2						GA32-0061
3880-11 (PD)				col2						GA32-0061
3880-11 (PP)				col3						GA32-0061
3880-13						col5				GA32-0067
3880-21 (PD)				col2						GA32-0081
3880-21 (PP)				col3						GA32-0081
3880-23						col5	col5			GA32-0083
Device	GA26	GA26	GA26	GA26	GA26	GA26	GA26	GA26	GA26	
Manual	1589	1615	1619	1638	1666	4193	4193	1660	1657	

DASD-A1 = 4321/4331/4361 DASD Adapter for 3310

DASD-A4 = 4321/4331 DASD Adapter for 3340/3344

DASD-A6 = 4361 DASD Adapter for 3340/3344

DASD-A7 = 4321/4331/4361 DASD Adapter for 3370 DDA-30 = \$/370 125-0, -2 3330/3333 Direct Disk Attachment

DDA-40 = S/370 115-0, -2, 125-0, -2 3340/3344 Direct Disk Attachment

IFA = S/370 135, 135-3, 138 Integrated File Adapter

ISC = Integrated Storage Controller

ISC-SA = Integrated Storage Controller with Staging Adapter

ND = Nonpaging director

PD = Paging director, direct mode

PP = Paging director, paging mode

3380-0-A = 3380 Direct Access Storage Models AA4, A04, and B04 3380-D-E = 3380 Direct Access Storage Models AD4, AE4, BD4, and BE4

= 3333 does not attach to 3830-1, nor does 3380-A04 to 3880-23

I/O COMMAND CODES (Cont'd) DASD Channel Commands

2110	Hex	2305	3330 3340 3350	Page Swap 3350	3375 3380	Data Cache 3380	FBA 3310 3370	Typical Transfer Count
Channel Command	Code	1	2	3	4	5	6	-
Control								
No Operation Seek Seek Cylinder Space Count Recalibrate (No-Op on 2305-1, -2) Restore (executed as No-Op) Seek Head Set File Mask Set Sector (3340 RPS is optional) Vary Sensing Orient (No-Op on 2305-2) Set High Performance Storage Limits Locate Locate Record Suspend Multipath Reconnection	03 07 08 0F 13 17 18 1F 23 27 28 38 43 47 58	× × × × × × × × × × × × × × × × × × ×	× × × × × × × ×	XXXX	××××××× Đờ	X X X X X X X X X X X X X X X X X X X	x	None 6 - 3 None None 6 1 1 1 None 10 8 16 None
Define Extent Set Subsystem Mode Set Paging Parameters Discard Block Set Path Group ID Search	63 87 8B 8F AF		(e)	×	(b)	×	×	16 2 10 2+(5 × n) 12
Search Key Equal	39 49 51 69	X X X X	X X X X	x	× × × × ×	X X X X		KL 5 4 KL 5 KL 5
Read Initial Program Load Read Data Read Chata Read Key & Data Read Rev & Data Read Rev & Read Rev Read Record Zero Read Record Zero Read Count Read Count Key & Data Read Sector (3340 RPS is optional) Read Read Multiple Count Key & Data Write Write	0E 12 16 1A	X X X X X	X X X X X X X X	×	× × × × × × × ×	× × × × × × ×	×	DL or 512 DL KL+DL 8 8+KL+DL 5 8+KL+DL 1 512×n n×(8+KL+DL)
Write Special Count Key & Data Write Key & Data Ease Ease Record Zero Write Home Address Write Count Key & Data Write Write Update Data Write Update Ney & Data Write Count Key & Data Write Count Key & Data Write Update Key & Data Write Count Key & Data Next Track	01 05 0D 11 15 19 1D 41 85 8D 9D	× × × × ×	× × × × ×	×	X X X X X X (b) (b) (b)	X X X X X (c) (c)	×	8+KL+DL DL KL+DL 8+KL+DL 6+KL+DL 5, 7, or 11 8+KL+DL 512 × n DL KL+DL 8+KL+DL
Sense Basic Sense Unconditional Reserve Read Buffered Log Sense Path Group ID Sense Subsystem Status Read Device Characteristics Sense Subsystem Counts Device Release Read and Reset Buffered Log Device Reserve Sense ID Control of the State	24 34 54 64 74 94 1) A4 j) B4	(p)	(q) (q) (m,p (m,p X (m,p	,	(d,m,r, X)	(c) X	X (m,p) X (m,p) X (m,p) X	128 12 40 32 80 24 24 or 32
	09 0A 44 () 53 () 73 C4 F3	××	(r) (r) (r) (s) (t)	3	X X X (t)	X X X X	X X 6	27 or 28 27 or 28 16 or 512 1 8 or 512 Variable 4+n

a Valid only for 3880-13

b Speed-matching-buffer feature

c Valid only for 3880-23

Dynamic path selection (only valid on 3380-AA4, -AD4, -AE4 strings)

e Valid only for 3880-21

Not valid for 3330/3333 on ISC-SA or 3830-1; 3830-2, -3, DDA-40, IFA, and ISC require 3344/3350 microcode

g Not valid on DDA-30 h Not valid on IFA, ISC-SA, or 3830-1;

not valid on 3330/3333, 3340/3344 j Executed as Basic Sense on DASD-A1, -A4, -A6, -A7 if no string-switch (for Unconditional Reserve, see note g)

k Not valid on DDA-30, -40, DASD-A4, -A6

m String-switching feature

p Channel-switching feature q Valid only for 3880-11 paging director and 3880-21

r Not valid on 3880-21 s Valid only for 3880-1, -2, -11, -21

Valid only for 3330/3350 on 3880-1, -2, and for 3380 on 3880-2, -3 without 3380-speed-

matching-buffer feature
• Multitrack command codes (standard)

[#] Also called "Read Diagnostic Status 1"

I/O COMMAND CODES (Cont'd)

Magnetic-Tape Channel Commands

Channel Command	Hex	3410	3420-3 3420-5	3420-6	3422		
No Operation	Code 03	3411	3420-7	3420-8	3430	3480	8809
Rewind	07	X	X	l X	l X	X	XXX
Rewind Unload	ŎF	Ιŝ	l ŝ	X	X	X X	Ιŷ
Modeset-1 (200/Odd/DC)	 → 13	(a)	(b)	(c)	^	(c)	-
Set Long Gap	- 13	-	-	-		_	X
Erase Gap	17	Х	X X	X X X	X	х	X
Request Track-In-Error	1B	X	X	X	(d)		
Write Tape Mark Modeset-1 (200/Even/Normal)	1F 23				Х	X	Х
Set Normal Gap	23	(a)	(b)	(c)		(c)	_
Backspace Block	27	$\bar{\mathbf{x}}$	x	×	Ιx	_ x	X
Modeset-1 (200/Even/TR)	2B	(a)	(b)	(c)	1 ^	(ĉ)	^
Backspace File	2F	X	χ̈́	Ĭ, X	Ιx	l 'š'	×
Modeset-1 (200/Odd/Normal)	-→ 33	(a)	(b)	(c)		(c)	_
Set High Speed/Normal Gap	- 33		_	-	1	-	X
Forward Space Block Modeset-1 (200/Odd/TR)	37	X.	X	Х	Х	Х	Х
Forward Space File	3B 3F	(a) X	(p)	(c)		(c)	
Synchronize	43	^	×	×	Х	l ÿ	Х
Locate Block	4F					X	
Modeset-1 (556/Odd/DC)	53 ←	(a)	(a)	(c)		(ĉ)	_
Set Low Speed/Long Gap	53	, i	_	_		-	X
Suspend Multipath Reconnection						(c)	^
Modeset-1 (556/Even/Normal)	- 63	(a)	(a)	(c)		(c)	_
Set Low Speed/Normal Gap	63	-	-	_		-	х
Modeset-1 (556/Even/TR) Modeset-1 (556/Odd/Normal)	6B	(a)	(a)	(c)		(c)	
Modeset-1 (556/Odd/Normal)	73 7B	(a)	(a)	(c)		(c)	
Set Low Speed	83	(a)	(a)	(c)		(c)	v
Modeset-1 (800/Odd/DC)	 93	(a)	(a)	(c)		(c)	Х
Set High Speed/Long Gap	93	(4)	\a/	-		(6)	X
Data Security Erase	97	x l	x l	х	x	×	û
Load Display	9F		.,	^,		- â l	^
Modeset-1 (800/Even/Normal)	A3	(a)	(a)	(c)		(c)	
Modeset-1 (800/Even/TR)	AB	(a)	(a)	(c)	- 1	(c)	
Set Path Group ID Modeset-1 (800/Odd/Normal)	AF	1	[X	
Assign	B3 B7	(a)	(a)	(c)	- 1	(c)	
Modeset-1 (800/Odd/TR)	BB	(a)	(a)	(c)	1	(c)	
Modeset-2 (1600 bpi PE)	C3	(e)	(e)	(f)	×	(6)	(c)
Set Tape-Write-Immediate	L C3					x	(0)
Unassign	C7		- 1			ΩÌ	
Modeset-2 (800 bpi NRZI)	СВ	(e)	(e)	(c)		(c)	
Modeset-2 (6250 bpi GCR)	D3		- 1	(f)	Х	(c)	
Mode Set	DB	i				x	
Control Access Set High Speed	E3 E3				- 1	× [_
* '	→ £3			ł	- 1	-	Х
Write	01	X	x	x	x l	x	х
Read .	02	x l	x l	x			
Read Buffer	12	^	^	^	X	Ϋ́	Х
Read Block ID	22				J	X	
Read Backward	oc	x	×	x I	x	x	
Basic Sense					- 1	- 1	
Read Buffered Log	04	×	X	X	×	X	X
Sense Path Group ID	24 34	- 1			- 1	×	
Read/Reset Buffered Log	34 A4	- 1		ŀ	- 1	×	
Release	D4	i	(g)	(a)	(-)		Х
Sense ID	E4		197	(g)	(g) X	x l	х
Reserve	F4	- 1	(g)	(g)	(ĝ)	^	^
Diagnostic Made Set	00		-	1	'e'	- 1	
Diagnostic Mode Set Set Diagnose	OB 4B	- 1	X	Ϋ́Ι	,,, l	- 1	
Loop Write-To-Read	8B		ŝΙ	××	(d) X	- 1	~
Notes:	95		_^_	_^_	^		X

a No action occurs unless 7-track feature is installed.

by 3803-2 Tape Control, 556 bpi by 3803-1.

Valid command, but no action occurs.

d Invalid command for 3422.

e No action occurs unless 800 bpi density feature is installed.

f No action occurs unless 1600 bpi density feature is installed.

g Requires two-channel switch feature; invalid for 3430. Where arrows appear, the meaning of the hex code depends on the machine type;

hyphens signify that the alternative meaning is used. Modeset-1 command (for 7-track drives): density (200, 556, 800 bpi)/parity (even, odd)/mode (Normal, DC = data converter, TR = translator). Modeset-2 command (for 9-track drives): density (800, 1600, 6250 bpi).

Sources:

ources: 3410/3411 (GA32-0022) 3420-3, -5, -7 (GA32-0020) 3420-4, -6, -8 (GA32-0021)

3422 (GA32-0089) 3430 (GA32-0076) 3480 (GA32-0042)

8809 (GA26-1659)

IRS

CODE ASSIGNMENTS

Two-Character BSC Data Link Controls

Function	EBCDIC	ASCII
ACK-0	DLE,X'70'	DLE,0
ACK-1	DLE,X'61'	DLE,1
WACK	DLE,X'68'	DLE,;
RVI	DLE,X'7C'	DLE,<

Commonly Used Editing Pattern Characters

Code (hex)	Meaning	Code (hex)	Meaning
20	digit selector	5B	dollar sign
21	start of significance	5C	asterisk
22	field separator	6B	comma
40	blank	C3D9	CR (credit)
4B	period	C4C2	DB (debit)

ANSI-Defined Printer Control Characters

(A in RECFM field of DCB)

Code	Action before Printing Record			
blank	Space 1 line			
0	Space 2 lines			
-	Space 3 lines			
+	Suppress space			
1	Skip to line 1 on new page			

Control Character Representations

ACK	Acknowledge	IT	Indent Tab
BEL	Bell	IUS	Interchange Unit Separator
BS	Backspace	ITB	Intermediate Transmission Block
BYP	Bypass	LF	Line Feed
CAN	Cancel	MFA	Modify Field Attribute
CR	Carriage Return	NAK	Negative Acknowledge
CSP	Control Sequence Prefix	NBS	Numeric Backspace
CU1	Customer Use 1	NL	New Line
CU3	Customer Use 3	NUL	Null
DC1	Device Control 1	POC	Program-Operator Communication
DC2	Device Control 2	PP	Presentation Position
DC3	Device Control 3	RES	Restore
DC4	Device Control 4	RFF	Required Form Feed
DEL	Delete	RNL	Required New Line
DLE	Data Link Escape	RPT	Repeat
DS	Digit Select	SA	Set Attribute
EM	End of Medium	SBS	Subscript
ENP	Enable Presentation	SEL	Select
ENQ	Enquiry	SFE	Start Field Extended
EO	Eight Ones	SI	Shift In
EOT	End of Transmission	SM	Set Mode
ESC	Escape	so	Shift Out
ETB	End of Transmission Block	SOH	Start of Heading
ETX	End of Text	SOS	Start of Significance
FF	Form Feed	SPS	Superscript
FS	Field Separator	STX	Start of Text
GE	Graphic Escape	SUB	Substitute
HT	Horizontal Tab	SW	Switch
IFS	Interchange File Separator	SYN	Synchronous Idle
IGS	Interchange Group Separator	TRN	Transparent
INP	Inhibit Presentation	UBS	Unit Backspace
IR	Index Return	VT	Vertical Tab

WUS

Word Underscore

Formatting Character Representations

Interchange Record Separator

NSP	Numeric Space	SP	Space
RSP	Required Space	SHY	Syllable Hyphen

CODE ASSIGNMENTS (Cont'd)

Code Tables

		т	Graphics and Co	ntrols	7-Track Tape	Card Code	1
	Dec.	Hex	BCDIC EBCDIC	ASCII	BCDIC	EBCDIC	Binary
	0	00	NUL SOH	NUL SOH	<u> </u>	12-0-1-8-9 12-1-9	0000 0000
	2	02	STX	STX	1	12-2-9	0000 0001
	3	03	ETX	ETX		12-3-9	0000 0011
	4	04	SEL	EOT		12-4-9	0000 0100
	5 6	05 06	HT RNL	ENQ ACK		12-5-9	0000 0101
	7	07	DEL	BEL		12-6-9 12-7-9	0000 0110
	8	08	GE	BS		12-8-9	0000 1000
	9	09	SPS	HT		12-1-8-9	0000 1001
	10 11	OA OB	RPT VT	LF VT		12-2-8-9 12-3-8-9	0000 1010
	12	oc	FF	FF		12-4-8-9	0000 1011
	13	OD	CR	CR	İ	12-5-8-9	0000 1101
	14 15	OE OF	SO SI	SO SI		12-6-8-9 12-7-8-9	0000 1110
	16	10	DLE	DLE		12-7-8-9	0000 1111
	17	11	DC1	DC1		11-1-9	0001 0001
	18	12	DC2	DC2		11-2-9	0001 0010
	19	13	DC3	DC3		11-3-9	0001 0011
	20 21	14 15	RES/ENP NL	DC4 NAK		11-4-9 11-5-9	0001 0100
	22	16	BS	SYN		11-6-9	0001 0110
	23	17	POC	ETB		11-7-9	0001 0111
	24	18	CAN	CAN		11-8-9	0001 1000
	25 26	19 1A	EM UBS	EM SUB		11-1-8-9 11-2-8-9	0001 1001
	27	1B	CU1	ESC		11-3-8-9	0001 1010
	28	1C	IFS	FS		11-4-8-9	0001 1100
	29 30	1D 1E	IGS IRS	GS RS		11-5-8-9	0001 1101
	31	1F	ITB/IUS	US		11-6-8-9 11-7-8-9	0001 1110 0001 1111
	32	20	DS	SP		11-0-1-8-9	0010 0000
	33	21	sos	!.		0-1-9	0010 0001
	34 35	22 23	FS WUS	#		0-2-9 0-3-9	0010 0010 0010 0011
	36	24	BYP/INP	\$		0-4-9	0010 0100
	37	25	LF	%		0-5-9	0010 0101
	38 39	26 27	ETB	&		0-6-9	0010 0110
	40	28	ESC SA	7		0-7-9 0-8-9	0010 0111
	41	29	SFE	;		0-1-8-9	0010 1000
	42	2A	SM/SW	•		0-2-8-9	0010 1010
	43	2B 2C	CSP	+		0-3-8-9	0010 1011
	45	2D	MFA ENQ	-		0-4-8-9 0-5-8-9	0010 1100 0010 1101
	46	2E	ACK			0-6-8-9	0010 1110
	47	2F	BEL	1		0-7-8-9	0010 1111
	48 49	30 31		0		12-11-0-1-8-9 1-9	0011 0000 0011 0001
	50	32	SYN	2		2-9	0011 0010
	51	33	IR	3		3-9	0011 0011
	52	34	PP	4		4-9	0011 0100
	53 54	35 36	TRN NBS	5		5-9 6-9	0011 0101 0011 0110
	55	37	EOT	7		7-9	0011 0111
•	56	38	SBS	8		8-9	0011 1000
	57 58	39 3A	IT RFF	9		1-8-9	0011 1001
	59	3B	CU3	:		2-8-9 3-8-9	0011 1010 0011 1011
•	60	3C	DC4	<		4-8-9	0011 1100
	61	3D	NAK	-		5-8-9	0011 1101
	62	3E 3F	SUB	;		6-8-9 7-8-9	0011 1110 0011 1111
- 1	· · ·	Ur	300	, 1	1	1-0-3	OUT III

CODE ASSIGNMENTS (Cont'd)

Code Tables (Cont'd)

	,							
Dec.	Hex	Grap BCDIC	ohics ar EBCI	nd Coi DIC(1)	ntrois ASCII	7-Track Tape BCDIC(2)	Card Code EBCDIC	Binary
64	40	SP	SP	SP	@	(3)	no punches	0100 0000
65 66	41 42	ł	RSP		A B		12-0-1-9	0100 0001
67	43				Č		12-0-2-9 12-0-3-9	0100 0010 0100 0011
68	44				D	,	12-0-4-9	0100 0100
69	45				Ε .	· ·	12-0-5-9	0100 0101
70 71	46 47				F G		12-0-6-9 12-0-7-9	0100 0110
72	48				Н		12-0-7-9	0100 0111
73	49	ĺ			ï		12-1-8	0100 1000
74	4A		¢	¢	J		12-2-8	0100 1010
75	4B	<u> </u>		 -	<u>к</u>	BA8 21	12-3-8	0100 1011
76 77	4C 4D	H)	< (< (L M	BA84 BA84 1	12-4-8 12-5-8	0100 1100 0100 1101
78	4E	<	+	÷	N	B A 8 4 2	12-6-8	0100 1110
_79	4F	*		1	0	B A 8 4 2 1	12-7-8	0100 1111
80 81	50	&+	&	&	P	ВА	12	0101 0000
82	51 52				Q R		12-11-1-9 12-11-2-9	0101 0001 0101 0010
83	53				S		12-11-3-9	0101 0011
84	54				Т		12-11-4-9	0101 0100
85	55				U		12-11-5-9	0101 0101
86 87	56 57				v w		12-11-6-9 12-11-7-9	0101 0110 0101 0111
88	58				×		12-11-8-9	0101 1000
89	59				Υ		11-1-8	0101 1001
90 91	5A 5B	\$! \$!	Z I	B 8 21	11-2-8 11-3-8	0101 1010 0101 1011
92	5C	•	÷	÷	\	B 84	11-4-8	0101 1011
93	5D	1))	ì	B 84 1	11-5-8	0101 1101
94	5E	i.	:	;	^	B 842	11-6-8	0101 1110
95 96	5F 60	Δ			-	B 8421	11-7-8	0101 1111
97	61	,	ī	ī	а	B 1	0-1	0110 0000
98	62				b		11-0-2-9	0110 0010
99	63				С		11-0-3-9	0110 0011
100 101	64 65				d		11-0-4-9	0110 0100
102	66				e f		11-0-5-9 11-0-6-9	0110 0101 0110 0110
103	67				g		11-0-7-9	0110 0111
104	68				h		11-0-8-9	0110 1000
105 106	69 6A		1		i j		0-1-8 12-11	0110 1001 0110 1010
107	6B		:		k	A8 21	0-3-8	0110 1011
108	6C	%(%	%	1	A 8 4	0-4-8	0110 1100
109	6D	y	_	_	m	A 8 4 1	0-5-8	0110 1101
110 111	6E 6F	*	> ?	> ?	n o	A 8 4 2 A 8 4 2 1	0-6-8 0-7-8	0110 1110
112	70				p		12-11-0	0111 0000
113	71				q		12-11-0-1-9	0111 0001
114 115	72 73				r		12-11-0-2-9	0111 0010 0111 0011
116	74				t		12-11-0-3-9	0111 0011
117	75				u		12-11-0-5-9	0111 0101
118	76				v		12-11-0-6-9	0111 0110
119	77				w		12-11-0-7-9	0111 0111
120	78 79				x y		12-11-0-8-9 1-8	0111 1000 0111 1001
122	7A	15	:	:	Z	A	2-8	0111 1010
123	7B	#=	#	#		8 2 1	3-8	0111 1011
124 125	7C 7D	@′	@	ø.	}	8 4 8 4 1	4-8 5-8	0111 1100 0111 1101
126	7E	>	=	=	~	8 4 2	6-8	0111 1110
127	7F	√		••	DEL	8 4 2 1	7-8	0111 1111

CODE ASSIGNMENTS (Cont'd)

Code Tables (Cont'd)

Dec.	Hex	Graphics and Controls BCDIC EBCDIC(1) ASCII	7-Track Tape BCDIC	Card Code EBCDIC	Binary
128	80			12-0-1-8	1000 0000
129	81	a a		12-0-1	1000 0001
130 131	82 83	b b с с		12-0-2 12-0-3	1000 0010
132	84	d d		12-0-4	1000 0100
133	85	e e		12-0-5	1000 0101
134	86	f f		12-0-6	1000 0110
135	87	g g		12-0-7	1000 0111
136 137	88 89	h h i i		12-0-8 12-0-9	1000 1000
138	8A	! ' '		12-0-9	1000 1001
139	8B	{		12-0-3-8	1000 1011
140	8C	≤ (See Note		12-0-4-8	1000 1100
141	8D	, 566 14016		12-0-5-8	1000 1101
142 143	8E 8F	[*] See Note +		12-0-6-8 12-0-7-8	1000 1110
144	90	· · · · · · · · · · · · · · · · · · ·		12-11-1-8	1001 0000
145	91	j j		12-11-1	1001 0001
146	92	k k		12-11-2	1001 0010
147	93	1 1		12-11-3	1001 0011
148	94	m m		12-11-4	1001 0100
149 150	95 96	n n o o		12-11-5 12-11-6	1001 0101 1001 0110
151	97	РР		12-11-7	1001 0111
152	98	q q		12-11-8	1001 1000
153	99	r r		12-11-9	1001 1001
154	9A	,		12-11-2-8	1001 1010
155 156	9B 9C) H		12-11-3-8	1001 1011
157	9D) See Note		12-11-4-8	1001 1100
158	9E	±		12-11-6-8	1001 1110
159	9F			12-11-7-8	1001 1111
160	A0	See Note		11-0-1-8	1010 0000
161 162	A1 A2	s s		11-0-1 11-0-2	1010 0001 1010 0010
163	A3	t t		11-0-3	1010 0011
164	Α4	u u		11-0-4	1010 0100
165	A5	v v		11-0-5	1010 0101
166 167	A6 A7	w w x x		11-0-6 11-0-7	1010 0110 1010 0111
168	A8			11-0-8	1010 1000
169	A9	y y ' z z		11-0-9	1010 1000
170	AA			11-0-2-8	1010 1010
171	AB			11-0-3-8	1010 1011
172 173	AC AD	۲.		11-0-4-8	1010 1100
173	AE	[≥		11-0-5-8 11-0-6-8	1010 1101 1010 1110
175	AF	•		11-0-7-8	1010 1111
176	во	O See Note		12-11-0-1-8	1011 0000
177	B1	See Note		12-11-0-1	1011 0001
178 179	B2 B3	² See Note ³ See Note		12-11-0-2 12-11-0-3	1011 0010 1011 0011
180	B3	⁴ See Note		12-11-0-3	1011 0100
181	B5	⁵ See Note		12-11-0-4	1011 0101
182	В6	⁶ See Note		12-11-0-6	1011 0110
183	B7	⁷ See Note		12-11-0-7	1011 0111
184	B8	8 See Note		12-11-0-8	1011 1000
185 186	B9 BA	⁹ See Note		12-11-0-9 12-11-0-2-8	1011 1001 1011 1010
187	BB	ا		12-11-0-2-8	1011 1010
188	BC	٦		12-11-0-4-8	1011 1100
189	BD	1		12-11-0-5-8	1011 1101
190	BE	#		12-11-0-6-8	1011 1110
191	BF			12-11-0-7-8	1011 1111

Note: This character is an EBCDIC superscript character.

CODE ASSIGNMENTS (Cont'd)

Code Tables (Cont'd)

-							
Dec.	Hex	Grapi BCDIC	nics an EBCD	d Controls IC(1) ASCII	7-Track Tape BCDIC(2)	Card Code EBCDIC	Binary
192	СО	?	{		BA8 2	12-0	1100 0000
193	C1	Α	Α	A	BA 1	12-1	1100 0001
194	C2	В	В	В	BA 2	12-2	1100 0010
195	C3	С	С	С	BA 21	12-3	1100 0011
196	C4	D	D	D	BA 4	12-4	1100 0100
197	C5	E	E	E	BA 4 1	12-5	1100 0101
198	C6	F	F	F G	BA 42 BA 421	12-6 12-7	1100 0110 1100 0111
199	C7	G	G				
200	C8	H	H	H I	B A 8 B A 8 1	12-8 12-9	1100 1000
201 202	Ç9 CA	'	SHY	1	BAO	12-0-2-8-9	1100 1001
203	CB		3111			12-0-3-8-9	1100 1011
204	CC	 				12-0-4-8-9	1100 1100
204	CD					12-0-5-8-9	1100 1101
206	CE	[12-0-6-8-9	1100 1110
207	CF					12-0-7-8-9	1100 1111
208	DO	!	}		B 8 2	11-0	1101 0000
209	D1	زا	j	J	B 1	11-1	1101 0001
210	D2	ĸ	K	K	B 2	11-2	1101 0010
211	D3	L	L	L	B 21	11-3	1101 0011
212	D4	м	М	М	B 4	11-4	1101 0100
213	D5	N	N	N	B 4 1	11-5	1101 0101
214	D6	0	0	0	B 4 2	11-6	1101 0110
215	D7	P	Р	Р	B 421	11-7	1101 0111
216	D8	a	Q	Q	B 8	11-8	1101 1000
217	D9	R	R	R	B 8 1	11-9	1101 1001
218	DA					12-11-2-8-9	1101 1010
219	DB					12-11-3-8-9	1101 1011
220	DC				Ì	12-11-4-8-9	1101 1100
221	DD					12-11-5-8-9	1101 1101
222	DE					12-11-6-8-9	1101 1110
223	DF					12-11-7-8-9	1101 1111
224	EO	#	1		A 8 2	0-2-8	1110 0000
225	E1		NSP			11-0-1-9	1110 0001 1110 0010
226 227	E2 E3	S	S T	S T	A 2 A 21	0-2	1110 0010
						1	1110 0100
228	E4	U V	U	U	A 4 A 4 1	0-4 0-5	1110 0100
229 230	E5 E6	w	v w	V W	A 4 2	0-6	1110 0110
231	F7	l x	X	×	A 421	0-7	1110 0111
232	E8	Ŷ	Ŷ	Y	A 8	0-8	1110 1000
232	E9	z	Z	Z	A.8. 1	0-9	1110 1000
234	EA	-	-	-	/	11-0-2-8-9	1110 1010
235	EB					11-0-3-8-9	1110 1011
236	EC	†				11-0-4-8-9	1110 1100
237	ED	1				11-0-5-8-9	1110 1101
238	EE	ļ				11-0-6-8-9	1110 1110
239	EF					11-0-7-8-9	1110 1111
240	FO	0	0	0	8 2	0	1111 0000
241	F1	1	1	1	1	1	1111 0001
242	F2	2	2	2	2	2	1111 0010
243	F3	3	3	3	2 1	3	1111 0011
244	F4	4	4	4	4	4	1111 0100
245	F5	5	5	5	4 1	5	1111 0101
246	F6	6	6	6	4 2	6	1111 0110
247	F7	7	7	7	4 2 1	7	1111 0111
248	F8	8	8	8	8	8	1111 1000
249	F9	9	9	9	8 1	9	1111 1001
250	FA	ı				12-11-0-2-8-9	1111 1010
251	FB	<u> </u>				12-11-0-3-8-9	
252	FC	1				12-11-0-4-8-9	1111 1100
253	FD	1				12-11-0-5-8-9	1111 1101
254 255	FE		EO			12-11-0-7-8-9	1111 1111
200	Lie				L	1.20,00	

Two columns of EBCDIC graphics are shown. The first gives IBM standard U.S. bit pattern assignments. The second shows the T-11 and TN text printing chains (120 graphics).

Add C (check bit) for odd or even parity as needed, except as noted.

^{3.} For even parity, use CA.

HEXADECIMAL AND DECIMAL CONVERSION

From hex: locate each hex digit in its corresponding column position and note the decimal equivalents. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

Note: Decimal, hexadecimal, and binary equivalents of all numbers from 0 to 255 are listed in the code tables.

	Т	Т-	Т	$\overline{}$	1	\top	Т	$\overline{}$	_	_	Т	$\overline{}$	_	1	_	$\overline{}$	_	_	_	_	_
			4567	Decimal	c	-	,	· e	4	. د	ي اد	,	α		,	2 =	: :	13 2	14	15	-
		BYTE		Hex	°	-	2	3	4	5	٥	_	ď	,	•	۳ م	, [, _	<u>_</u>	ш	
		BY	0123	Decimal	0	16	32	48	64	8	96	112	128	144	160	176	192	208	224	240	2
	HALFWORD			Hex	0	-	2	6	4	2	9	-		6	4	-	ا	0	ш	ш	
	HALF		4567	Decimal	0	256	512	768	1,024	1,280	1,536	1,792	2.048	2.304	2.560	2.816	3.072	3,328	3,584	3,840	3
		BYTE		Hex	0	-	2	3	4	2	9	_	8	6	4	_	٥	0	ш	ш	
		BY	0123	Decimal	0	4,096	8,192	12,288	16,384	20,480	24,576	28,672	32,768	36,864	40,960	45,056	49.152	53,248	57,344	61,440	4
				Hex	0	-	2	9	4	2	9	-	8	6	4	8	U	۵	ш	ш	
WORD			4567	Decimal	0	65,536	131,072	196,608	262,144	327,680	393,216	458,752	524,288	589,824	655,360	720,896	786,432	851,968	917,504	983,040	5
				Hex	0	-	2	9	4	2	9	7	8	6	4	a	U	٥	ш	ш	
		BYTE	0123	Decimal	0	1,048,576	2,097,152	3,145,728	4,194,304	5,242,880	6,291,456	7,340,032	8,388,608	9,437,184	10,485,760	11,534,336	12,582,912	13,631,488	14,680,064	15,728,640	9
	ۅ			Нех	0	-	2	3	4	2	9	4	80	6	∢	8	ပ	٥	Э	F	
	HALFWORD		4567	Decimal	0	16,777,216	33,554,432	50,331,648	67,108,864	83,886,080	100,663,296	117,440,512	134,217,728	150,994,944	167,772,160	184,549,376	201,326,592	218,103,808	234,881,024	251,658,240	7
		اس		Нех	0	1	2	3	4	2	9	7	8	6	∢	6	ပ	۵	ш	ш	
		BYTE	0123	Decimal	0	268,435,456	536,870,912	805,306,368	1,073,741,824	1,342,177,280	1,610,612,736	1,879,048,192	2,147,483,648	2,415,919,104	2,684,354,560	2,952,790,016	3,221,225,472	3,489,660,928	3,758,096,384	4,026,531,840	8
			BITS:	Hex	٥	-	2	Э	4	2	9	7	80	6	۷	8	ပ	٥	ш	L	

HEXADECIMAL AND DECIMAL CONVERSION (Cont'd)

Powers of 2 and 16

m	n		2 m	and 1	6 "
0	0				1
1		1			2
1 2 3					4
3		_			8
4	1				16
5					32
6					64
7	1	L			128
8	2				256
9		l			512
10				1	024
11				2	048
12	3			4	096
13	1			8	192
14		1		16	384
15				32	768
16	4			65	536
17				131	072
18				262	144
19				524	288
20	5		1	048	576
21			2	097	152
22	l		4	194	304
23			8	388	608
24	6		16	777	216
25		l	33	554	432
26		ı	67	108	864
27			134	217	728
28	7		268	435	456
29		l	536	870	912
30		1	073	741	824
31		2	147	483	648

m	n			2	anc	16"		
32	8				4	294	967	296
33					8	589	934	592
34					17	179	869	184
35					34	359	738	368
36	9				68	719	476	736
37	İ	l			137	438	953	472
38		l			274	877	906	944
39					549	755	813	888
40	10			1	099	511	627	776
41	l			2	199	023	255	552
42				4	398	046	511	104
43				8	796	093	022	208
44	11			17	592	186	044	416
45				35	184	372	880	832
46				70	368	744	177	664
47				140	737	488	355	328
48	12			281	474	976	710	656
49				562	949	953	421	312
50			1	125	899	906	842	624
51			2	251	799	813	685	248
52	13		4	503	599	627	370	496
53			9	007	199	254	740	992
54			18	014	398	509	481	984
55			36	028	797	018	963	968
56	14		72	057	594	037	927	936
57			144	115	188	075	855	872
58			288	230	376	151	711	744
59			576	460	752	303	423	488
60	15	1	152	921	504	606	846	976
61		2	305	843	009	213	693	952
62		4	611	686	018	427	387	904
63		9	223	372	036	854	775	808

Symbol	Value
K (kilo)	1,024 = 2 ¹⁰
M (mega)	1,048,576 = 2 ²⁰
G (giga)	1,073,741,824 = 2 ³⁰