

## Routing and CLB customization:

~91.0 % of the FPGA sensitive area

