LAB NO 13



Fall 2024 CSE-304L Computer Organization and Architecture Lab

Submitted by:

Name : **Hassan Zaib Jadoon**

Reg no.: 22PWCSE2144

Class Section: A

Signature: _____

Submitted to:

Dr. Amaad Khalil

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

SUBTRACTOR:

TASK:1

Write a Verilog code for Half Subtractor using Dataflow Level modeling.

CODE:

```
C:/Modeltech_5.7f/ex
In Ⅱ
     module stimHS();
                             // Inputs: A and B
         red A. Br
         wire Diff, Bout: // Outputs: Difference and Borrow-out
          // Instantiate the Half Subtractor module
         half_subtractor HS(A, B, Diff, Bout);
         initial
         begin
              Complay ("A B | Diff Bout");
  11
              // Test all possible input combinations
             A = 0; B = 0; $10
Sdisplay("%b %b | %b
  14
                                        %b", A, B, Diff, Bout);
  15
  16
             A = 0; B = 1; #10
  17
             Edisplay ("%b %b | %b
                                        %b", A, B, Diff, Bout);
  18
             A = 12 B = 02 #10
  19
             Sdisplay ("%b %b | %b
  20
                                        %b", A, B, Diff, Bout);
  21
  22
             A = 17 B = 17 $10
              Edisplay ("%b %b | %b
  23
                                        %b", A, B, Diff, Bout);
         end
  25 endmodule
```

OUTPUT:

REMARKS:

The Verilog code for the Half Subtractor uses XOR for the Difference (A $^{\wedge}$ B) and AND for the Borrow ($^{\sim}$ A & B), accurately modeling the subtraction logic. It's simple, clear, and efficient.


TASK:2

Write a Verilog code for Full Subtractor using Dataflow Level modeling.

CODE:

```
In#
                                                                   C:/Modeltech_5.7I/examples/test_ful
   I module stimFS();
        reg A, B, Bin; // Inputs: A, B, and Borrow-in wire Diff, Bout; // Outputs: Difference and Borrow-out
   2
   3
   5
        // Instantiate the Full Subtractor module
   6
        full_subtractor FS(A, B, Bin, Diff, Bout);
        initial
   9
        begin
  10
            Sdisplay ("A B Bin | Diff Bout");
  11
  12
            // Test all possible input combinations
            A = 0; B = 0; Bin = 0; $10
  13
            Idisplay("%b %b %b | %b
                                           %b", A, B, Bin, Diff, Bout);
  14
  15
            A = 0; B = 1; Bin = 0; #10
  16
            Odisplay ("Ab Ab Ab | Ab
  17
                                           4b", A, B, Bin, Diff, Bout);
  18
  19
            A = 1; B = 0; Bin = 0; $10
  20
            Odsaplay ("%b %b %b | %b
                                           th", A, B, Bin, Diff, Bout):
  21
  22
            A = 1; B = 1; Bin = 0; $10
            Sdimpley ("%b %b %b | %b
                                           %b", A, B, Bin, Diff, Bout);
            A = 0; B = 0; Bin = 1; #10
  25
            Sdisplay ("%b %b %b | %b
                                           %b", A, B, Bin, Diff, Bout);
  26
  27
  28
            A = 0; B = 1; Bin = 1; $10
            Edisplay ("%b %b %b | %b
                                           %b", A, B, Bin, Diff, Bout);
  29
  30
  31
            A = 1; B = 0; Bin = 1; #10
  33
  34
              A = 1; B = 1; Bin = 1; $10
              Sdisplay ("%b %b %b | %b
  35
                                                %b", A, B, Bin, Diff, Bout);
         end
  36
  37 endmodule
```

OUTPUT:



```
run -all
# A B Bin I Diff Bout
#00010 0
#010|1
         1
#10011
         0
#11010
         0
#00111
#01110
         1
#10110
         0
#11111
VSIM 9>
```

REMARKS:

The Verilog code for the Full Subtractor uses XOR to compute the Difference (A $^{\circ}$ B $^{\circ}$ Bin) and AND/OR operations for the Borrow (Bout). It's a compact and efficient implementation of the subtraction logic.