

LAB NO 13



Fall 2024

CSE-304L Computer Organization and Architecture Lab

Submitted by:

Name : **Hassan Zaib Jadoon**

Reg no. : **22PWCSE2144**

Class Section : **A**

Signature: _____

Submitted to:

Dr. Amaad Khalil

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

SUBTRACTOR:

TASK:1


Write a Verilog code for Half Subtractor using Dataflow Level modeling.

CODE:

```
1 module HalfSubtractor (
2     input A,      // Minuend input
3     input B,      // Subtrahend input
4     output Diff,   // Difference output
5     output Bout    // Borrow output
6 );
7
8 // Dataflow modeling
9 assign Diff = A ^ B;      // Difference is XOR of inputs
10 assign Bout = ~A & B;     // Borrow is when A is 0 and B is 1
11
12 endmodule
13
14
```

```
1 module stimHS();
2     reg A, B;          // Inputs: A and B
3     wire Diff, Bout;   // Outputs: Difference and Borrow-out
4
5     // Instantiate the Half Subtractor module
6     half_subtractor HS(A, B, Diff, Bout);
7
8     initial
9     begin
10         $display("A B | Diff Bout");
11
12         // Test all possible input combinations
13         A = 0; B = 0; #10
14         $display("%b %b | %b %b", A, B, Diff, Bout);
15
16         A = 0; B = 1; #10
17         $display("%b %b | %b %b", A, B, Diff, Bout);
18
19         A = 1; B = 0; #10
20         $display("%b %b | %b %b", A, B, Diff, Bout);
21
22         A = 1; B = 1; #10
23         $display("%b %b | %b %b", A, B, Diff, Bout);
24     end
25 endmodule
26
```

OUTPUT:



```
run -all
#A B | Diff Bout
#0 0 | 0 0
#0 1 | 1 1
#1 0 | 1 0
#1 1 | 0 0
VSIM 4>
```

REMARKS:

The Verilog code for the Half Subtractor uses XOR for the Difference ($A \oplus B$) and AND for the Borrow ($\sim A \& B$), accurately modeling the subtraction logic. It's simple, clear, and efficient.

TASK:2


Write a Verilog code for Full Subtractor using Dataflow Level modeling.

CODE:

```
1 module FullSubtractor (  
2     input A, // Minuend input  
3     input B, // Subtrahend input  
4     input Bin, // Borrow input  
5     output Diff, // Difference output  
6     output Bout, // Borrow output  
7 );  
8  
9  
10 // Dataflow modeling  
11 assign Diff = A ^ B ^ Bin; // Difference is XOR of inputs and borrow-in  
12 assign Bout = (~A & B) | (~A & Bin) | (B & Bin); // Borrow is generated by different combinations  
13  
14 endmodule  
15
```

```
1 module stimFS();  
2     reg A, B, Bin; // Inputs: A, B, and Borrow-in  
3     wire Diff, Bout; // Outputs: Difference and Borrow-out  
4  
5     // Instantiate the Full Subtractor module  
6     full_subtractor FS(A, B, Bin, Diff, Bout);  
7  
8     initial  
9     begin  
10        $display("A B Bin | Diff Bout");  
11  
12        // Test all possible input combinations  
13        A = 0; B = 0; Bin = 0; #10  
14        $display("%b %b %b | %b %b", A, B, Bin, Diff, Bout);  
15  
16        A = 0; B = 1; Bin = 0; #10  
17        $display("%b %b %b | %b %b", A, B, Bin, Diff, Bout);  
18  
19        A = 1; B = 0; Bin = 0; #10  
20        $display("%b %b %b | %b %b", A, B, Bin, Diff, Bout);  
21  
22        A = 1; B = 1; Bin = 0; #10  
23        $display("%b %b %b | %b %b", A, B, Bin, Diff, Bout);  
24  
25        A = 0; B = 0; Bin = 1; #10  
26        $display("%b %b %b | %b %b", A, B, Bin, Diff, Bout);  
27  
28        A = 0; B = 1; Bin = 1; #10  
29        $display("%b %b %b | %b %b", A, B, Bin, Diff, Bout);  
30  
31        A = 1; B = 0; Bin = 1; #10  
32        $display("%b %b %b | %b %b", A, B, Bin, Diff, Bout);  
33  
34        A = 1; B = 1; Bin = 1; #10  
35        $display("%b %b %b | %b %b", A, B, Bin, Diff, Bout);  
36    end  
37 endmodule  
38
```

OUTPUT:



```
run -all  
# A B Bin | Diff Bout  
# 0 0 0 | 0 0  
# 0 1 0 | 1 1  
# 1 0 0 | 1 0  
# 1 1 0 | 0 0  
# 0 0 1 | 1 1  
# 0 1 1 | 0 1  
# 1 0 1 | 0 0  
# 1 1 1 | 1 1  
VSIM 9> |
```

REMARKS:

The Verilog code for the Full Subtractor uses XOR to compute the Difference ($A \oplus B \oplus \text{Bin}$) and AND/OR operations for the Borrow (Bout). It's a compact and efficient implementation of the subtraction logic.