LAB NO 10



Fall 2024 CSE-304L Computer Organization and Architecture Lab

Submitted by:

Name : **Hassan Zaib Jadoon**

Reg no.: 22PWCSE2144

Class Section: A

Signature: _____

Submitted to:

Dr. Amaad Khalil


Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

MULTIPLEXER

TASK 01: Write a Verilog code for 2x1 Mux using Dataflow Level modeling.

```
n#
1 module mux_2tol(a,b,sel,f);
2 output f;
3 input a,b,sel;
4 and gl(fl,a,nsel);
5 and g2(f2,b,sel);
6 or g3(f,fl,f2);
7 not g4(nsel,sel);
8 endmodule
```

Output:






Task 02:

Write a Verilog code for 4x1 Mux using Dataflow Level modeling.

Output:

Table:

Logical diagram:



Task3:

Write a Verilog code for 8x1 Mux using Dataflow Level modeling.

```
● In #
                                                                               C:/Modeltech_5.7l/examples/test8k1.v
                                     // 8-bit data input
// 3-bit select input
// Output of the MUX
          reg [2:0] A;
reg [2:0] SEL;
          mux_Stol M(A, SEL, F); // Instantiate the Gxl MUX
          initial begin
   9
               Gdisplay ("A(7:0) SEL(2) SEL(1) SEL(0) F");
               // Test case I: Select d[0]
A = 0'b000000001; SEL = 3'b000
Edisplay("%b %b %b %b %b
   11
                                              12
   13
14
   15
16
17
18
               // Test case 2: Select d[1]
A = 5 000000010; SEL = 1 000; $5
Cdisplay("%b %b %b %b", A, SEL[2], SEL[1], SEL[0], F):
               // Test case 3: Select d[2]
A = 0'th00000100; SEL = 0'th010; $10
Columniay("th th to th th", A, SEL[0], SEL[1], SEL[0], F);
  19
20
   21
               // Test case 4: Select d[S]
A = 6'b00001000; SEL = 3'b011; #15
Edisplay("%b %b %b %b %b", A, SEL[3], SEL[1], SEL[0], F);
   23
   25
               // Test case 5: Select d[4]

A = 0'h00010000; SEL = 0'b100; $20

5display("tb tb tb tb tb", A, SEL[0], SEL[0], SEL[0], F);
   29
               // Test case 6: Select d[5]
A = 3'b00100000; SEL = 3'b101; $55

Golsplay("%b %b %b %b", A, SEL[3], SEL[1], SEL[0], F);
   31
   33
  • In#
        1 module mux Stol (
               input [7:0] A,
                                                    // 8 inputs
        2
                                                    // 3-bit select line
        3
                 input [2:0] SEL,
                                                      // Output of the MUX
        4
                 output F
        5);
                assign F = (SEL == 3'b000) ? A[0] :
        6
        7
                                    (SEL == 3'b001) ? A[1] :
        8
                                    (SEL == 3'b010) ? A[2] :
        9
                                    (SEL == 3'b011) ? A[3] :
                                    (SEL == 3'b100) ? A[4] :
      10
                                    (SEL == 3'b101) ? A[5] :
      11
                                    (SEL == 3'b110) ? A[6] :
      12
                                    (SEL == 3'b111) ? A[7] : 1'b0;
      13
      14 endmodule
      15
```

Output:

Table: