LAB NO 11



Fall 2024 CSE-304L Computer Organization and Architecture Lab

Submitted by:

Name : **Hassan Zaib Jadoon**

Reg no.: 22PWCSE2144

Class Section: A

Signature: _____

Submitted to:

Dr. Amaad Khalil

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

Decoder:

TASK1:

Write a Verilog code for 2x4 Decoder using Dataflow Level modeling.


CODE:

```
In #
                                                                                                                                                C:/Modeltech_5
        1 module decoder_2x4 (
                   input [10] A, // 2-bit binary input output [20] Y // 4 outputs
                    // Dataflow implementation using logical expressions
                   *** satisful Y[0] = -A[0] : -A[0]: // Output YO is active when A=0 assign Y[0] = -A[1] : A[0]: // Output YI is active when A=0 assign Y[0] = A[1] : A[0]: // Output YI is active when A=10 assign Y[0] = A[1] : A[0]: // Output YI is active when A=10 assign Y[0] = A[1] : A[0]: // Output YI is active when A=11
      10 endmodule
      11
      12
• h#
                                                                                                                                                C:/Modeltech_5
         1 module decoder 2x4 (
                   input [318] A, // 2-bit binary input output [318] Y // 4 outputs
                   // Dataflow implementation using logical expressions
                   assign Y[0] = -A[1] & -A[0]; // Output Y0 is active when A = 00 assign Y[1] = -A[1] & A[0]; // Output Y1 is active when A = 01 assign Y[3] = A[1] & -A[0]; // Output Y2 is active when A = 10 assign Y[3] = A[1] & A[0]; // Output Y3 is active when A = 11
      10 endmodule
      11
      12
```

Output:

Table:

```
run -all
# A[1] A[0] | Y[3] Y[2] Y[1] Y[0]
# 0 0 | 0 0 1
# 0 1 | 0 0 1 0
# 1 0 | 0 1 0 0
# 1 1 | 1 0 0 0
VSIM 6>
```




Task 2:

Write a Verilog code for 3x8 Decoder using Dataflow Level modeling.

Code:

Table output:

```
run -all
1 0
            0
                      0
 0 1 0 1 0
          0
            0
              0
                0 1
                      0
                    0
 0
        0
          0
            0
              0
                1
                  0
                      0
 1
   0 0 1 0
          0
            0
                0
                  0
                      0
              1
 1
   0 1
       1 0
          0 1
              0
   1 0 | 0 1
            0 0
                0
                  0
                    0
 1
          0
     1 | 1
            0
              0
                0
```



TASK 3:


Write a Verilog code for 4x16 Decoder using Dataflow Level modeling.

Code:

```
◆ In#
                               C:/Modeltech_5.7t/examples/decoder5.v
     1 module decoder4x16(y, a);
2 output [18:0] y;
3 input [3:0] a;
                           = -a[0] & -a[1] & -a[1] & -a[0];
                          --a[3] 6 -a[3] 6 -a[3] 6 a[3];
--a[3] 6 -a[3] 6 a[3] 6 -a[3];
     6 assign y[:]
7 assign y[:]
     0 assign y[0]
9 assign y[4]
                          - ~a[8]
                                       6 -a[=] 6
                                                                 a[0];
                                                      a[ ]
                                                     -a[-1
    10 assign
                                                               4 -a[0];
                          = -a[3] &
    11 assign v[-1
                                          a [ ] 1
                                                      a [ ]
    12 assign y[7]
                           = a[0] & -a[0]
    13 assign vist
                                                  4 -a[ ]
    14 assign y[9]
                                       4 -a[ ]
    15 assign y[10] =
16 assign y[11] =
17 assign y[12] =
18 assign y[12] =
                                                               4 -a[0]:
                                      4 -a[ ]
                                                      a[1]
                               a[3]
                                                  4
                               a[ ]
                                       4 -a[ ]
                                                       a[ ]
                              a[3]
                                          a[=]
                                       4
                                                  4 -a[ ]
                                                  6 -a[:] 6 a[:];
6 a[:] 6 -a[:];
    19 assign y[14] =
20 assign y[15] =
21 endmodule
                                       4
                               a.[ -1
                                           all
                                                       a( ) 4
```

```
• in#
                                                     C:/Modeltech_5.7l/examples/decoder6.v
   1 module sindecoder(x16();
        wire [15:0] yr
         // Instantiate the decoder
        decoderixie decoder(y, a);
         inttial
        begin
// Display header
// Display header
// Display header
// Display header
  10
11
  12
            // Loop through all imput combinations
for (a = 0.0000; a <= 0.01112; a = a + 1) begin
#:2 // belay for simulation</pre>
  14
               NO 1 NO NO
                                                                                                             40
  16
17
                                                                   4.11
                                                                          9.20
                                                                                9.81
                                                                                        921
                                                                                               Att
                                                                                                                   921
                                                                                                                          Abt
                                                                                                      915
  18
  20
            end
  21 end
22 endmodule
```

Output:



Remarks:

- 1. **Definition**: A decoder is a combinational circuit that converts binary input data into a specific output line, with only one output line active (logic 1) at a time.
- 2. **Purpose**: Decoders are commonly used in applications such as memory address decoding, data routing, and enabling specific devices in digital systems.
- 3. **Types**:
- **2x4 Decoder**: Converts 2 input lines into 4 output lines.
- **3x8 Decoder**: Converts 3 input lines into 8 output lines.
- **4x16 Decoder**: Converts 4 input lines into 16 output lines. 🛽 Larger decoders, like 5x32, can also be constructed.
- 4. **Working Principle**: For an n-input decoder, exactly one of the 2ⁿ output lines is active based on the binary input combination.