# **LAB NO 12**



# Fall 2024 CSE-304L Computer Organization and Architecture Lab

Submitted by:

Name : **Hassan Zaib Jadoon** 

Reg no.: 22PWCSE2144

Class Section: A

Signature: \_\_\_\_\_

Submitted to:

Dr. Amaad Khalil

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

#### ADDER AND ADDER SUBTRACTOR

# TASK:1

Write a Verilog code for Full Adder using Dataflow Level modeling.

#### CODE:

```
In #
                                                                                                 C:/Modeltech_5.7f/examples/test_
      1 module stimFA();
              reg A, B, Cin;
wire Sum, Cout;
                                          // Inputs: A, B, and Carry-in
// Outputs: Sum and Carry-out
              // Instantiate the full adder module
full_adder FA(A, B, Cin, Sum, Cout);
              initial
              begin
    10
11
                    Sdisplay("A B Cin | Sum Cout");
                   // Test all input combinations
A = 0; B = 0; Cin = 0; $10

Sdisplay(" %b %b %b | %b
    12
13
                                                              %b", A, B, Cin, Sum, Cout);
     15
                   A = 0; B = 0; Cin = 1; $10
Sdisplay(" %b %b %b | %b
                                                              %b", A, B, Cin, Sum, Cout);
                   A = 0; B = 1; Cin = 0; $10
Odisplay(" %b %b %b | %b
    19
20
                                                                %b", A, B, Cin, Sum, Cout);
                   A = 0; B = 1; Cin = 1; #10
Sdisplay(" %b %b %b | %b
                                                               %b", A, B, Cin, Sum, Cout);
    24
                   A = 1; B = 0; Cin = 0; $10
Sdisplay(" %b %b %b | %b
                                                                %b", A, B, Cin, Sum, Cout);
                   A = 1; B = 0; Cin = 1; $10
Edisplay(" %b %b %b | %b
                                                               %b", A, B, Cin, Sum, Cout);
    29
                   A = 1; B = 1; Cin = 0; #10
Sdisplay(" %b %b %b | %b
     31
                                                                 %b", A, B, Cin, Sum, Cout);
     33
                    A = 1; B = 1; Cin = 1; $10
     34
◆ test_full_adder.v
```

# **OUTPUT:**

# **Table output:**

```
Jun -81

= A B Cin | Sum Cout

= 00 0 1 0 0

= 00 0 1 1 0

= 01 0 1 1 0

= 01 1 1 0 1


= 10 0 1 0

= 10 1 1 0 1

= 11 1 0 0 1

= 11 1 1 1 1

VSIM 25>
```



#### **REMARKS:**

The Verilog code for the Full Adder using Dataflow Level modeling is concise and clear, utilizing assign statements to directly express the relationships between inputs and outputs. It accurately implements the Full Adder logic by calculating the Sum as the XOR of inputs and the Cout using the OR of multiple AND operations. The code is compact, easy to understand, and correctly models the Full Adder's behavior. However, it can be improved in terms of adding comments for further clarification, especially for beginners, and ensuring the code adheres to specific naming conventions if required by a larger project.

# TASK:2

Write a Verilog code for Half Adder using Dataflow Level modeling.

#### CODE:

```
1 module HalfAdder (
2 input A, // First input
3 input B, // Second input
4 output Sum, // Sum output
5 output Cout // Carry output
              // Dataflow modeling assign Sum = A ^ B; assign Cout = A & B;
                                                                                                            C:/Mode
◆ In #
      1 module stimMA();
              req A, B; // Inputs: A and B
wire Sum, Cout; // Outputs: Sum and Carry-out
              // Instantiate the Half Adder module half_adder HA(A, B, Sum, Cout);
              initial
    9
                     Edirector ("A B | Sum Cout");
                     // Test all possible input combinations A = 0; B = 0; $10 Chispia; ("%b %b | %b %b", A, B, Sum
    13
                                                           %b", A. B. Sum, Cout);
                     A - 0: B - 0: #10
fdisplay("%b %b ) %b
    16
                                                             WD", A. B. Sum, Cout);
                     A - 1: B -
                      display ("%b %b | %b
    20
                                                             %D", A. B. Sum, Cout);
                     A = :: B =
    23
                      CHESPLAY ("%b %b )
                                                             WD", A. B. Sum, Cout):
```

# **OUTPUT:**

```
run -all

#AB|Sum Cout

#00|0 0

#01|1 0

#10|1 0

#11|0 1
```

#### **REMARKS:**

The Verilog code for the Half Adder using Dataflow Level modeling is simple, clear, and correct. It utilizes assign statements to express the relationships between inputs and outputs, with the Sum calculated using the XOR operation (A ^ B) and the Cout using the AND operation (A & B). The code accurately models the behavior of a Half Adder, making it easy to understand and verify. However, for readability and completeness, it could include additional comments, especially for beginners, and adhere to consistent naming conventions if used in a larger design project.

#### **TASK 3:**

Write a Verilog code for Adder and Subtractor using Dataflow Level modeling.


# Code:

```
* hE
                                                                                                 cie stiekijo
jeg A. E. Hede, Cinz // Imputer A. E. Hede, Compyter
wire fam, Contr // Computer San/Difference, Compy-on
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ing A. E. Hode, Cine // Imputer A. E. Hode, Computer
wire flum, Court // Computer Stat/Difference, Dairy-on
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         // Instantiate the Additivitations module adder_reletioner Adda, S. Mode, Cim. Sum, Contin
                                                                                                 // Instantiate the Adder-Research module adder_subtractor AS(A. S. Mode, Cin. Sum. Cout):
                                                                                                                                                                                                THE R. ROWSE CO. L. LANS CO. L. P.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           TO PART OF THE PAR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              // Additions Here (Here + 0)  A = \{x \mid B \neq \{y \mid Mode = \{y \mid Clin \neq \{y \mid B\}\}\} \\ A = \{x \mid B \neq \{y \mid Mode = \{y \mid Clin \neq \{y \mid B\}\}\}\} \\ A = \{x \mid B \mid x \mid y \mid Mode = \{y \mid Clin \neq \{y \mid B\}\}\} \\ A = \{x \mid B \mid x 
                                                                                                                                   A * 12 S * 17 RODE * 17 CES * 17 $10
Charles (** No. 10 No. 1 No. 10*, A. S. Holle, Can, Sun, Contra
                                                                                                                                      A * 17 S * 17 Stop * 17 CER * 17 $1 |
                                                                                                                                         A = 17 S = 17 State = 17 Cla = 17 $17.
State | 17 State | 18 State
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                * is $ * is Node * is Can * Cs $1.

In this fall to $60 to $60 to $60, $1, $1, $1, $1, $100, $20, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200, $200
                                                                                                                                         $ * 17 $ * 17 $100 * 17 Cin * 17 $11
Thingsoft No. 10 10 10 10", $, $, $tole, Cin, But, Constr.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 A * is S * is Node * is Can * is $10
include print No. 10 No. 1 No. 107, A, S, Sode, Cot, Dan, Crutty
```

# **Output:**

# Table:



```
run -all
# A B Mode Cin | Sum Cout
# 0 0 0 0 0 0
# 1 0 0 0 | 1 0
# 1 1 0 1 | 1 1
# 1 0 1 0 | 0 1
# 1 1 1 0 | 1 0
# 0 1 1 | 1 0
# 0 1 1 | 0 1
```