

LAB NO 11



Fall 2024

CSE-304L Computer Organization and Architecture Lab

Submitted by:

Name : **Hassan Zaib Jadoon**

Reg no. : **22PWCSE2144**

Class Section : **A**

Signature: _____

Submitted to:

Dr. Amaad Khalil

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

Decoder:

TASK1:

Write a Verilog code for 2x4 Decoder using Dataflow Level modeling.


CODE:

```
1 module decoder_2x4 (
2     input [1:0] A, // 2-bit binary input
3     output [3:0] Y // 4 outputs
4 );
5 // Dataflow implementation using logical expressions
6 assign Y[0] = ~A[1] & ~A[0]; // Output Y0 is active when A = 00
7 assign Y[1] = ~A[1] & A[0]; // Output Y1 is active when A = 01
8 assign Y[2] = A[1] & ~A[0]; // Output Y2 is active when A = 10
9 assign Y[3] = A[1] & A[0]; // Output Y3 is active when A = 11
10 endmodule
11
12
```

Output:

Table:

```
run -all -
# A[1] A[0] | Y[3] Y[2] Y[1] Y[0]
# 0 0 | 0 0 0 1
# 0 1 | 0 0 1 0
# 1 0 | 0 1 0 0
# 1 1 | 1 0 0 0
VSIM 6>
```



Task 2:

Write a Verilog code for 3x8 Decoder using Dataflow Level modeling.

Code:

```
1 module decoder_3x8 (
2     input [2:0] A, // 3-bit binary input
3     output [7:0] Y // 8 outputs
4 )
5 // Dataflow Implementation using logical expressions
6 assign Y[0] = ~A[2] & ~A[1] & ~A[0]; // Output Y0 is active when A = 000
7 assign Y[1] = ~A[2] & ~A[1] & A[0]; // Output Y1 is active when A = 001
8 assign Y[2] = ~A[2] & A[1] & ~A[0]; // Output Y2 is active when A = 010
9 assign Y[3] = ~A[2] & A[1] & A[0]; // Output Y3 is active when A = 011
10 assign Y[4] = A[2] & ~A[1] & ~A[0]; // Output Y4 is active when A = 100
11 assign Y[5] = A[2] & ~A[1] & A[0]; // Output Y5 is active when A = 101
12 assign Y[6] = A[2] & A[1] & ~A[0]; // Output Y6 is active when A = 110
13 assign Y[7] = A[2] & A[1] & A[0]; // Output Y7 is active when A = 111
14 endmodule
```

```
1 module sim111
2     // 3-bit input
3     wire [2:0] A;
4     // 8 outputs from the decoder
5     wire [7:0] Y;
6     // Instantiate the decoder module
7     decoder_3x8 D1(A, Y);
8 endmodule
```


```
1 // Test all input combinations
2 A = 000;
3 // A[2] A[1] A[0] Y[7] Y[6] Y[5] Y[4] Y[3] Y[2] Y[1] Y[0]
4 0 0 0 0 0 0 0 0 0 0 0
5 // A[2] A[1] A[0] Y[7] Y[6] Y[5] Y[4] Y[3] Y[2] Y[1] Y[0]
6 0 0 1 0 0 0 0 0 0 0 1
7 // A[2] A[1] A[0] Y[7] Y[6] Y[5] Y[4] Y[3] Y[2] Y[1] Y[0]
8 0 1 0 0 0 0 0 0 0 1 0
9 // A[2] A[1] A[0] Y[7] Y[6] Y[5] Y[4] Y[3] Y[2] Y[1] Y[0]
10 0 1 1 0 0 0 0 0 1 0 0
11 // A[2] A[1] A[0] Y[7] Y[6] Y[5] Y[4] Y[3] Y[2] Y[1] Y[0]
12 1 0 0 0 0 0 1 0 0 0 0
13 // A[2] A[1] A[0] Y[7] Y[6] Y[5] Y[4] Y[3] Y[2] Y[1] Y[0]
14 1 0 1 0 0 1 0 0 0 0 0
15 // A[2] A[1] A[0] Y[7] Y[6] Y[5] Y[4] Y[3] Y[2] Y[1] Y[0]
16 1 1 0 0 1 0 0 0 0 0 0
17 // A[2] A[1] A[0] Y[7] Y[6] Y[5] Y[4] Y[3] Y[2] Y[1] Y[0]
18 1 1 1 1 0 0 0 0 0 0 0
```

Table output:

Loading work: decoder_3x8

```
run -all
```

#	A[2]	A[1]	A[0]	Y[7]	Y[6]	Y[5]	Y[4]	Y[3]	Y[2]	Y[1]	Y[0]
#	0	0	0	0	0	0	0	0	0	0	1
#	0	0	1	0	0	0	0	0	0	1	0
#	0	1	0	0	0	0	0	0	1	0	0
#	0	1	1	0	0	0	0	1	0	0	0
#	1	0	0	0	0	0	1	0	0	0	0
#	1	0	1	0	0	1	0	0	0	0	0
#	1	1	0	0	1	0	0	0	0	0	0
#	1	1	1	1	0	0	0	0	0	0	0



TASK 3:


Write a Verilog code for 4x16 Decoder using Dataflow Level modeling.

Code:

```
1 module decoder4x16(y, a);
2 output [15:0] y;
3 input [3:0] a;
4
5 assign y[0] = ~a[3] & ~a[2] & ~a[1] & ~a[0];
6 assign y[1] = ~a[3] & ~a[2] & ~a[1] & a[0];
7 assign y[2] = ~a[3] & ~a[2] & a[1] & ~a[0];
8 assign y[3] = ~a[3] & ~a[2] & a[1] & a[0];
9 assign y[4] = ~a[3] & a[2] & ~a[1] & ~a[0];
10 assign y[5] = ~a[3] & a[2] & ~a[1] & a[0];
11 assign y[6] = ~a[3] & a[2] & a[1] & ~a[0];
12 assign y[7] = ~a[3] & a[2] & a[1] & a[0];
13 assign y[8] = a[3] & ~a[2] & ~a[1] & ~a[0];
14 assign y[9] = a[3] & ~a[2] & ~a[1] & a[0];
15 assign y[10] = a[3] & ~a[2] & a[1] & ~a[0];
16 assign y[11] = a[3] & ~a[2] & a[1] & a[0];
17 assign y[12] = a[3] & a[2] & ~a[1] & ~a[0];
18 assign y[13] = a[3] & a[2] & ~a[1] & a[0];
19 assign y[14] = a[3] & a[2] & a[1] & ~a[0];
20 assign y[15] = a[3] & a[2] & a[1] & a[0];
21 endmodule
```

```
1 module simdecoder4x16();
2 wire [15:0] y;
3 reg [3:0] a;
4
5 // Instantiate the decoder
6 decoder4x16 decoder(y, a);
7
8 initial
9 begin
10 // Display header
11 $display("a[3] a[2] a[1] a[0] | y[15] y[14] y[13] y[12] y[11] y[10] y[9] y[8] y[7] y[6] y[5] y[4] y[3] y[2] y[1] y[0]");
12
13 // Loop through all input combinations
14 for (a = 0; a <= 15; a = a + 1) begin
15 // Delay for simulation
16 $display("%b %b %b %b | %b %b %b %b %b %b %b %b %b %b %b %b %b %b %b");
17 a[3], a[2], a[1], a[0],
18 y[15], y[14], y[13], y[12], y[11], y[10], y[9], y[8],
19 y[7], y[6], y[5], y[4], y[3], y[2], y[1], y[0];
20 end
21 end
22 endmodule
```

Output:



Remarks:

1. **Definition:** A decoder is a combinational circuit that converts binary input data into a specific output line, with only one output line active (logic 1) at a time.
2. **Purpose:** Decoders are commonly used in applications such as memory address decoding, data routing, and enabling specific devices in digital systems.
3. **Types:**
 - **2x4 Decoder:** Converts 2 input lines into 4 output lines.
 - **3x8 Decoder:** Converts 3 input lines into 8 output lines.
 - **4x16 Decoder:** Converts 4 input lines into 16 output lines. □ Larger decoders, like 5x32, can also be constructed.
4. **Working Principle:** For an n-input decoder, exactly one of the 2^n output lines is active based on the binary input combination.