



APPLETINI ONE - BLOCK DIAGRAM



Title: Block Diagram			Author: Karl 'KKR75' Asseily		Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80
Size: A3	Prj: AppleTini ONE.PrjPcb		Revision: CONFIDENTIAL	*	
Date: 14-Jul-26	18:24:36	Sheet 1 of 37	Edited: 07-Jul-26	MAIN	
Git Hash: 778e9b0b			Variant:		
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Block Diagram.SchDoc			SW Version: 26.8.1.50		



APPLETINI ONE - POWER DELIVERY



Title: **Power Delivery**

Size: A4

Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26

18:24:36

Sheet 2 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Power Delivery.SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26


Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80




APPLETINI ONE - POWER ENTRY



Title: Power Entry			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80
			Revision: *	
			CONFIDENTIAL	
Size: A4	Prj: AppleTini ONE.PrjPcb		Edited: 07-Jul-26	
Date: 14-Jul-26	18:24:36	Sheet 3 of 37	Variant: MAIN	
Git Hash: fd745e65			SW Version: 26.8.1.50	
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Power Entry.SchDoc				



APPLETINI ONE - 1V0 BUCK CONVERTER



Title: *1V0 Buck Converter*

Size: A4

Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26

18:24:36

Sheet 4 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\1V0 Buck Converter.SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26


Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80



APPLETINI ONE - 1V35 BUCK CONVERTER



Title: 1V35 Buck Converter

Size: A4 Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26 18:24:36 Sheet 5 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\1V35 Buck Converter.SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26


Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80



APPLETINI ONE - 1V8 BUCK CONVERTER



Title: 1V8 Buck Converter

Size: A4

Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26

18:24:36

Sheet 6 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\1V8 Buck Converter.SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26


Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80



APPLETINI ONE - 3V3 BUCK CONVERTER



Title: 3V3 Buck Converter

Size: A4

Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26

18:24:36

Sheet 7 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\3V3 Buck Converter.SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26


Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80




APPLETINI ONE - POWER SUPERVISOR



Title: <i>Power Supervisor</i>			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80	
Size: A4		Prj: AppleTini ONE.PrjPcb	Revision: *		
Date: 14-Jul-26		18:24:36	Sheet 8 of 37	Edited: 07-Jul-26	
Git Hash: fd745e65				Variant: MAIN	
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Power Supervisor.SchDoc				SW Version: 26.8.1.50	

APPLETINI ONE - DDR TERMINATOR



Title: <i>DDR Terminator</i>			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80
			Revision: *	
			CONFIDENTIAL	
Size: A4	Prj: AppleTini ONE.PrjPcb		Edited: 07-Jul-26	
Date: 14-Jul-26	18:24:36	Sheet 9 of 37	Variant: MAIN	
Git Hash: fd745e65			SW Version: 26.8.1.50	
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\DDR Terminator.SchDoc				




APPLETINI ONE - ZYNQ-7020 SOC


Zynq Bank 13 (PL IO)




Zynq Bank 33 (PL IO)




Zynq Bank 502 (PS DDR)




Zynq Power (IO Rails)




Zynq Bank 0 (Config)




Zynq Bank 500 (PS MIO)




Zynq Power (Core Rails)




Zynq Bank 35 (PL IO)




Zynq Bank 34 (PL IO)



Zynq Bank 501 (PS MIO)



Zynq Grounds



3V3_VCC0	3V3_VCC0	1V8	1V8	1V0_VCCBRAM	1V0_VCCBRAM
3V3_VCC_MIO0	3V3_VCC_MIO0	1V8_VCCADC	1V8_VCCADC	1V0_VCCINT	1V0_VCCINT
3V3_VCC_MIO1	3V3_VCC_MIO1	1V8_VCCPLL	1V8_VCCPLL	1V0_VCCPINT	1V0_VCCPINT
1V35_VCC0_DDR	1V35_VCC0_DDR	1V8_VCCAUX	1V8_VCCAUX	5V0_DVI	5V0_DVI
1V35_VDDQ_DDR	1V35_VDDQ_DDR	1V8_VCCPAUX	1V8_VCCPAUX		
0V6_VREF_DDR	0V6_VREF_DDR				
GND	GND				

Title: **Zynq-7020 SOC**

Size: A4 Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26 18:24:36 Sheet 10 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Zynq-7020 SOC.SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26


Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80



APPLETINI ONE - ZYNQ BANK 13 (PL IO)



Title: ZYNQ Bank 13 (PL IO)

Size: A4

Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26

18:24:36

Sheet 11 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Zynq Bank 13 (PL IO).SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26

Variant: MAIN

SW Version: 26.8.1.50


Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80



4



APPLETINI ONE - ZYNQ BANK 34 (PL IO)



Title: **Zynq Bank 34 (PL IO)**

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Size: A4

Prj: AppleTini ONE.PrjPcb

Edited: 07-Jul-26

Variant: MAIN

Date: 14-Jul-26

18:24:36

Sheet 13 of 37

SW Version: 26.8.1.50


Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Zynq Bank 34 (PL IO).SchDoc

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80



APPLETINI ONE - ZYNQ BANK 35 (PL IO)



Title: **Zynq Bank 35 (PL IO)**

Size: A4

Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26

18:24:36

Sheet 14 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Zynq Bank 35 (PL IO).SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26


Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80



APPLETINI ONE - ZYNQ BANK 0 (CONFIG)



Title: *Zynq Bank 0 (Config)*

Size: A4 Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26 18:24:36 Sheet 15 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Zynq Bank 0 (Config).SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26

Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80



APPLETINI ONE - ZYNQ BANK 500 (PS MIO)

QSPI PROGRAMMING PROCEDURE:
Power OFF → DIP2 ON → Power ON → DIP2 OFF → Program flash.
DIP2 selects JTAG boot at reset but must be OFF during flash access because BOOT_MODE0 is reused as QSPI_I03 / flash HOLD#.





Table 6-4: Boot Mode MIO Strapping Pins

Pin-signal / Mode	MIO[8]	MIO[7]	MIO[6]	MIO[5]	MIO[4]	MIO[3]	MIO[2]
	VMODE[1]	VMODE[0]	BOOT_MODE[4]	BOOT_MODE[0]	BOOT_MODE[2]	BOOT_MODE[1]	BOOT_MODE[3]
Boot Devices							
JTAG Boot Mode; cascaded is most common ⁽¹⁾				0	0	0	JTAG Chain Routing ⁽²⁾ 0: Cascade mode 1: Independent mode
NOR Boot ⁽³⁾				0	0	1	
NAND				0	1	0	
Quad-SPI ⁽³⁾				1	0	0	
SD Card				1	1	0	
Mode for all 3 PLLs							
PLL Enabled			0	Hardware waits for PLL to lock, then executes BootROM.			
PLL Bypassed			1	Allows for a wide PS_CLK frequency range.			
MIO Bank Voltage ⁽⁴⁾							
	Bank 1	Bank 0	Voltage Bank 0 includes MIO pins 0 thru 15.				
2.5 V, 3.3 V	0	0	Voltage Bank 1 includes MIO pins 16 thru 53.				
1.8 V	1	1					



DIP Switch Factory Defaults :
ALL OFF (DOWN): QSPI Boot (100), JTAG cascaded (0), PLL Enabled (0)


DIP3 UP only (110) : SD Card Boot
DIP2 UP only (000) : JTAG Boot
DIP2&3 UP (010) : NAND Boot (NOT USED)
DIP1 UP (1) : JTAG independent
DIP4 UP (1) : PLL bypassed



Title: Zynq Bank 500 (PS MIO)			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80
Prj: AppleTini ONE.PrjPcb			Revision: *	
Size: A4			CONFIDENTIAL	
Date: 14-Jul-26 18:24:36			Edited: 07-Jul-26	
Sheet 16 of 37			Variant: MAIN	
Git Hash: fd745e65			SW Version: 26.8.1.50	
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Zynq Bank 500 (PS MIO).SchDoc				




APPLETINI ONE - ZYNQ BANK 501 (PS MIO)



Title: Zynq Bank 501 (PS MIO)			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80
			Revision: *	
			CONFIDENTIAL	
Size: A4	Prj: AppleTini ONE.PrjPcb		Edited: 07-Jul-26	
Date: 14-Jul-26	18:24:36	Sheet 17 of 37	Variant: MAIN	
Git Hash: fd745e65			SW Version: 26.8.1.50	
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Zynq Bank 501 (PS MIO).SchDoc				



APPLETINI ONE - ZYNQ BANK 502 (PS DDR)



Title: <i>Zynq Bank 502 (PS DDR)</i>			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80
			Revision: *	
Size: A4	Prj: AppleTini ONE.PrjPcb		CONFIDENTIAL	
Date: 14-Jul-26	18:24:37	Sheet 18 of 37	Edited: 07-Jul-26	
Git Hash: fd745e65			Variant: MAIN	
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Zynq Bank 502 (PS DDR).SchDoc			SW Version: 26.8.1.50	




4



Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80




APPLETINI ONE - ZYNQ POWER (CORE RAILS)




Title: <i>Zynq Power (Core Rails)</i>			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80	
Size: A4	Prj: AppleTini ONE.PrjPcb		Revision: CONFIDENTIAL		
Date: 14-Jul-26	18:24:37	Sheet 20 of 37	Edited: 07-Jul-26		
Git Hash: fd745e65			Variant: MAIN		
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Zynq Power (Core Rails).SchDoc			SW Version: 26.8.1.50		

APPLETINI ONE - ZYNQ GROUNDS




Title: <i>Zynq Grounds</i>			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80
Size: A4		Prj: AppleTini ONE.PrjPcb	Revision: *	
Date: 14-Jul-26		18:24:37	Edited: 07-Jul-26	
Git Hash: fd745e65		Sheet 21 of 37	Variant: MAIN	
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Zynq Grounds.SchDoc			SW Version: 26.8.1.50	

APPLETINI ONE - DDR3L SDRAM




Title: DDR3L SDRAM			Author: Karl 'KKR75' Asseily	
Size: A3 Prj: AppleTini ONE.PrjPcb			Revision: *	
			CONFIDENTIAL	
Date: 14-Jul-26 18:24:37	Sheet 22 of 37	Edited: 07-Jul-26	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chihia St. Yarzeh - LEBANON TEL : +961 3 10 30 80	
Git Hash: fd745e65		Variant: MAIN		
File: K:\Documents\Altium\ADAAile\Projects\AppleTini ONE\DDR3L SDRAM.SchDoc			SW Version: 26.8.1.50	

APPLETINI ONE - PSEUDO RAM





Title: <i>Pseudo RAM</i>			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80	
			Revision: *		
			CONFIDENTIAL		
Size: A4 Prj: AppleTini ONE.PrjPcb			Edited: 07-Jul-26		
Date: 14-Jul-26 18:24:37 Sheet 23 of 37			Variant: MAIN		
Git Hash: fd745e65			SW Version: 26.8.1.50		
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Pseudo RAM.SchDoc					

APPLETINI ONE - NOR FLASH




Title: NOR Flash			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80	
Size: A4	Prj: AppleTini ONE.PrjPcb		Revision: *		
Date: 14-Jul-26	18:24:37	Sheet 24 of 37	Edited: 07-Jul-26		
Git Hash: fd745e65			Variant: MAIN		
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\NOR Flash.SchDoc			SW Version: 26.8.1.50		
			CONFIDENTIAL		

APPLETINI ONE - JTAG



Title: JTAG			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80 
Size: A4		Prj: AppleTini ONE.PrjPcb	Revision: *	
Date: 14-Jul-26		18:24:37	Sheet 25 of 37	
Git Hash: fd745e65		Variant: MAIN		
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\JTAG.SchDoc			SW Version: 26.8.1.50	

APPLETINI ONE - MICRO SD CARD



Title: *MicroSD Card*

Size: A4

Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26

18:24:37

Sheet 26 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\MicroSD.SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26

Variant: MAIN


SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80




APPLETINI ONE - USB-C SYSTEM (POWER / UPLINK / DEBUG)


USB CONNECTOR




USB CONTROLLER




USB HUB



USB TO UART BRIDGE



STRAP SUMMARY		
PIN	STRAP	MEANING
CFG_SEL	0	Strap options enabled
BC_EN1	0	Battery charging disabled
NON_REMO	0	Ports 1 and 2 Non-Removable
NON_REM1	1	Self-powered perm. attached
VBUS_DET	1	



Title: **USB-C System**

Size: A3

Date: 14-Jul-26

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\USB-C System.SchDoc

Prj: AppleTini ONE.PrjPcb

18:24:37

Sheet 27 of 37

Author: Karl 'KKR75' Asseily

Revision: **CONFIDENTIAL**

Edited: 07-Jul-26

Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily

Villa Karl Asseily


19 Michel Chiha St.

Yarzeh - LEBANON


TEL : +961 3 10 30 80

APPLETINI ONE - USB-C MOUSE


CURRENT-LIMITING SWITCH



USB CONTROLLER



USB CONNECTOR



5V0_MAIN	5V0_MAIN
3V3_VCC_MIO1	3V3_VCC_MIO1
1V8	1V8
GND	GND
CHASSIS	CHASSIS

Title: **USB-C Mouse**

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Size: A4

Prj: AppleTini ONE.PrjPcb

Edited: 07-Jul-26

Variant: MAIN

Date: 14-Jul-26

18:24:37

Sheet 28 of 37

SW Version: 26.8.1.50


Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\USB-C Mouse.SchDoc

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80




APPLETINI ONE - ETHERNET



Title: Ethernet			Author:	Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80
			Revision:	*	
Size: A4	Prj: AppleTini ONE.PrjPcb	CONFIDENTIAL			
		Edited:	07-Jul-26		
Date: 14-Jul-26	18:24:37	Sheet 29 of 37	Variant:	MAIN	
Git Hash: fd745e65			SW Version:	26.8.1.50	
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Ethernet.SchDoc					



APPLETINI ONE - TEMPERATURE SENSOR



Title: *Temperature Sensor*

Size: A4

Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26

18:24:37

Sheet 30 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Temperature Sensor.SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26


Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80



APPLETINI ONE - REAL TIME CLOCK



SLAVE ADDRESS 1010001 (0x51)

Title: *Real Time Clock*

Size: A4

Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26

18:24:37

Sheet 31 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Real Time Clock.SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26




Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80



APPLETINI ONE - APPLE II BUS



Title: <i>Apple II Bus</i>			Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily Villa Karl Asseily 19 Michel Chiha St. Yarzeh - LEBANON TEL : +961 3 10 30 80
			Revision: *	
			CONFIDENTIAL	
Size: A4	Prj: AppleTini ONE.PrjPcb		Edited: 07-Jul-26	
Date: 14-Jul-26	18:24:37	Sheet 32 of 37	Variant: MAIN	
Git Hash: fd745e65			SW Version: 26.8.1.50	
File: K:\Documents\Attium\ADAgile\Projects\AppleTini ONE\Apple II Bus.SchDoc				




APPLETINI ONE - APPLE II BUS TRANSCEIVERS

A


B

A


B



BI-DIRECTIONAL DATA LINES



ADDRESS LINES 0..7





ADDRESS LINES 8..15

C


D

C

D




RD/WR# LINE



CLOCK + CONTROL READ-ONLY LINES

APPLETINI ONE - APPLE II BUS TRANSCEIVER (AUX)



Title: <i>Apple II Bus Transceiver (Aux)</i>			Author: Karl 'KKR75' Asseily	
Size: A4			Revision: *	
Prj: AppleTini ONE.PrjPcb			CONFIDENTIAL	
Date: 14-Jul-26 18:24:37			Sheet 34 of 37	
Git Hash: fd745e65			Variant: MAIN	
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Apple II Bus Transceiver (Aux).SchDoc			SW Version: 26.8.1.50	

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80






APPLETINI ONE - AUDIO

DAC

OPTICAL S/PDIF


ANALOG OUTPUT STAGE



Title: Audio		Author: Karl 'KKR75' Asseily	
Size: A3	Prj: AppleTini ONE.PrjPcb	Revision: *	
Date: 14-Jul-26	18:24:37	Variant: MAIN	
Git Hash: fd745e65	Sheet 35 of 37	SW Version: 26.8.1.50	
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Audio.SchDoc			


Author: Karl 'KKR75' Asseily	Karl 'KKR75' Asseily
Revision: *	Villa Karl Asseily
CONFIDENTIAL	19 Michel Chiha St.
Edited: 07-Jul-26	Yarzeh - LEBANON
Variant: MAIN	TEL : +961 3 10 30 80

APPLETINI ONE - DVI VIDEO





CONFIGURATION

<u>STRAP SUMMARY</u>		
<i>PIN</i>	<i>STRAP</i>	<i>MEANING</i>
MSEN	NC	Not Used
ISEL	0	Strap mode (No I ² C)
BSEL	1	24-bit single-edge mode
DSEL	1	Single-ended clock mode
EDGE	1	Latch on rising edge
PD#	1	Transmitter enabled
DKEN	0	De-skew disabled
A3	0	I ² C address (unused)
CTL2	0	Control bit 2 (unused)
CTL1	0	Control bit 1 (unused)



DATA



Title: DVI Video			Author: Karl 'KKR75' Asseily
			Revision: *
Size: A4	Prj: AppleTini ONE.PrjPcb		CONFIDENTIAL
Date: 14-Jul-26	18:24:37	Sheet 36 of 37	Edited: 07-Jul-26
Git Hash: fd745e65			Variant: MAIN
			SW Version: 26.8.1.50
File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\DVI Video.SchDoc			

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80



APPLETINI ONE - HARNESS DEFINITIONS

A2BUS

- A2BUS.D[0..7] → D[0..7]
- A2BUS.A[0..15] → A[0..15]
- A2BUS.DEVSEL# → DEVSEL#
- A2BUS.CLK → CLK
- A2BUS.M2SEL → M2SEL
- A2BUS.Q3 → Q3
- A2BUS.7M → 7M
- A2BUS.M2B0 → M2B0
- A2BUS.INH# → INH#
- A2BUS.RESET# → RESET#
- A2BUS.IRQ# → IRQ#
- A2BUS.NMI# → NMI#
- A2BUS.INTIN# → INTIN#
- A2BUS.DMAIN# → DMAIN#
- A2BUS.DMAOUT# → DMAOUT#
- A2BUS.INTOUT# → INTOUT#
- A2BUS.DMA# → DMA#
- A2BUS.RDY# → RDY#
- A2BUS.RD/WR# → RD/WR#

A2FPGA

- A2FPGA.D[0..7] → D[0..7]
- A2FPGA.A[0..15] → A[0..15]
- A2FPGA.DEVSEL# → DEVSEL#
- A2FPGA.CLK → CLK
- A2FPGA.M2SEL → M2SEL
- A2FPGA.Q3 → Q3
- A2FPGA.7M → 7M
- A2FPGA.M2B0 → M2B0
- A2FPGA.INH# → INH#
- A2FPGA.RESET# → RESET#
- A2FPGA.IRQ# → IRQ#
- A2FPGA.NMI# → NMI#
- A2FPGA.INTIN# → INTIN#
- A2FPGA.DMAIN# → DMAIN#
- A2FPGA.DMAOUT# → DMAOUT#
- A2FPGA.INTOUT# → INTOUT#
- A2FPGA.DMA# → DMA#
- A2FPGA.RDY# → RDY#
- A2FPGA.RD/WR# → RD/WR#
- A2FPGA.OE# → OE#
- A2FPGA.OE_AUX → OE_AUX
- A2FPGA.DIR_D → DIR_D
- A2FPGA.DIR_A → DIR_A

QSPI

- QSPI0.CS# → CS#
- QSPI0.SCLK → SCLK
- QSPI0.I00 → I00
- QSPI0.I01 → I01
- QSPI0.I02 → I02
- QSPI0.I03 → I03

JTAG

- JTAG.TMS → TMS
- JTAG.TCK → TCK
- JTAG.TDO → TDO
- JTAG.TDI → TDI

SDIO

- SDIO1.CD → CD
- SDIO1.CMD → CMD
- SDIO1.CLK → CLK
- SDIO1.D0 → D0
- SDIO1.D1 → D1
- SDIO1.D2 → D2
- SDIO1.D3 → D3

PSRAM

- PSRAM.CE# → CE#
- PSRAM.CLK → CLK
- PSRAM.A_I00 → A_I00
- PSRAM.A_I01 → A_I01
- PSRAM.A_I02 → A_I02
- PSRAM.A_I03 → A_I03
- PSRAM.B_I00 → B_I00
- PSRAM.B_I01 → B_I01
- PSRAM.B_I02 → B_I02
- PSRAM.B_I03 → B_I03

AUDIO

- AUDIO.I2S_BICK → I2S_BICK
- AUDIO.I2S_SDATA → I2S_SDATA
- AUDIO.I2S_LRCK → I2S_LRCK
- AUDIO.I2S_MCLK → I2S_MCLK
- AUDIO.SPDIF_IN → SPDIF_IN

DDR

- DDR.DM[0..15] → DM[0..15]
- DDR.DQ[0..31] → DQ[0..31]
- DDR.A[0..14] → A[0..14]
- DDR.BA[0..2] → BA[0..2]
- DDR.DQS0_P → DQS0_P
- DDR.DQS0_N → DQS0_N
- DDR.DQS1_P → DQS1_P
- DDR.DQS1_N → DQS1_N
- DDR.DQS2_P → DQS2_P
- DDR.DQS2_N → DQS2_N
- DDR.DQS3_P → DQS3_P
- DDR.DQS3_N → DQS3_N
- DDR.CLK_P → CLK_P
- DDR.CLK_N → CLK_N
- DDR.ODT → ODT
- DDR.CKE → CKE
- DDR.CS# → CS#
- DDR.RAS# → RAS#
- DDR.CAS# → CAS#
- DDR.WE# → WE#
- DDR.RST# → RST#

I²C

- I²C0.SCL → SCL
- I²C0.SDA → SDA
- I²C0.TEMP_ALERT# → TEMP_ALERT#
- I²C0.RTC_INT# → RTC_INT#
- I²C0.RTC_CLKOUT → RTC_CLKOUT

DVI

- DVI.RED[0..7] → RED[0..7]
- DVI.GRN[0..7] → GRN[0..7]
- DVI.BLU[0..7] → BLU[0..7]
- DVI.HSYNC → HSYNC
- DVI.VSYNC → VSYNC
- DVI.CLK → CLK
- DVI.DE → DE
- DVI.SCL → SCL
- DVI.SDA → SDA
- DVI.HPD → HPD

USB

- USB0.DATA[0..7] → DATA[0..7]
- USB0.STP → STP
- USB0.NXT → NXT
- USB0.DIR → DIR
- USB0.CLK → CLK

USB

- USB1.DATA[0..7] → DATA[0..7]
- USB1.STP → STP
- USB1.NXT → NXT
- USB1.DIR → DIR
- USB1.CLK → CLK

UART

- UART.0_TX → 0_TX
- UART.0_RX → 0_RX
- UART.1_TX → 1_TX
- UART.1_RX → 1_RX

ETH

- ETH.CS# → CS#
- ETH.INT# → INT#
- ETH.RST# → RST#
- ETH.RD# → RD#
- ETH.WR# → WR#
- ETH.A0 → A0
- ETH.A1 → A1
- ETH.D0 → D0
- ETH.D1 → D1
- ETH.D2 → D2
- ETH.D3 → D3
- ETH.D4 → D4
- ETH.D5 → D5
- ETH.D6 → D6
- ETH.D7 → D7

Title: **Harness Definitions**

Size: A4

Prj: AppleTini ONE.PrjPcb

Date: 14-Jul-26

18:24:37

Sheet 37 of 37

Git Hash: fd745e65

File: K:\Documents\Altium\ADAgile\Projects\AppleTini ONE\Harness Definitions.SchDoc

Author: Karl 'KKR75' Asseily

Revision: *

CONFIDENTIAL

Edited: 07-Jul-26

Variant: MAIN

SW Version: 26.8.1.50

Karl 'KKR75' Asseily
Villa Karl Asseily
19 Michel Chiha St.
Yarzeh - LEBANON
TEL : +961 3 10 30 80

