B.Tech.


Fourth Semester Examination, May-2011

Digital Electronics (EE-204-F)


Note: Attempt *five* questions. Q. No. 1 is compulsory and one question from each of four Sections.

- Q. 1. (a) Realize the following using Nand Gate:
- (i) AND gate
- (ii) EX-OR gate

Ans. (i) AND Gate:



NAND Construction



An AND gate is made by following a NAND gate with a NOT gate as shown above. This gives a NOT NAND, i.e., AND.

(ii) EX-OR Gate:

Desired Gate NAND Construction

An EX-OR gate is constructed by using 4 NAND gates such that if both inputs are high, the inputs to the final NAND gate will also be high and the output will be low. This effectively represents the formula

"(A NAND (A NAND B)) NAND (B NAND (A NAND B))"

Q. 1. (b) Simplify:

(i)
$$F = \overline{A} (\overline{B} + \overline{C}) + BC + A\overline{C}$$

(ii)
$$F = \overline{A(B+C)} + \overline{A}B + \overline{C}(\overline{A+B})$$

Ans. (i)
$$F = \overline{A} (\overline{B} + \overline{C}) + BC + A\overline{C}$$

 $\Rightarrow \overline{AB} + \overline{AC} + BC + A\overline{C}$

$$\Rightarrow \overline{C} (\overline{A} + A) + \overline{A}\overline{B} + BC$$

$$\Rightarrow \overline{A}\overline{B} + BC + \overline{C} \qquad [\because A + \overline{A} = 1]$$
(ii) $F = \overline{A} (\overline{B} + C) + \overline{A}B + \overline{C} (\overline{A} + B)$

$$\Rightarrow \overline{A} \cdot \overline{B} + \overline{A} \cdot C + \overline{A}B + \overline{C} (\overline{A} + B)$$

$$\Rightarrow \overline{A} \cdot \overline{B} \cdot \overline{A} \cdot C + \overline{A}B + \overline{A} \cdot \overline{B} \cdot \overline{C}$$

$$[\because \overline{A} + \overline{B} = \overline{A} \cdot \overline{B}] \qquad \text{Dc- Morgan Theorem}$$

$$\Rightarrow (\overline{A} + \overline{B}) (\overline{A} + \overline{C}) + \overline{A}B + \overline{A}B\overline{C}$$

$$\Rightarrow \overline{A} + \overline{A}\overline{C} + \overline{A}B + \overline{B}\overline{C} + \overline{A}B\overline{C}$$

$$\Rightarrow \overline{A} + \overline{A}\overline{C} + \overline{B}\overline{C} + \overline{A}B\overline{C}$$

$$[\because A + A = A]$$

$$[\because A + A = A]$$

$$[\because A + A = A]$$

$$\Rightarrow \overline{A} + (\overline{A} + \overline{B}) \overline{C}$$

$$\Rightarrow \overline{A} + \overline{A}\overline{C} + \overline{B}\overline{C}$$

$$\Rightarrow \overline{A} + \overline{A}\overline{C} + \overline{B}\overline{C}$$

$$[\because A + A = A]$$

- Q. 1. (c) Give truth table for:
- (i) S-R Flip-Flop
- (ii) J-K Flip-Flop

Ans. (i) S-R Flip-Flop:

s y	Q'	Q	R	S
(after C 1	0	1	0 .	1
(after $S = 1$	0	1	0	0
(after S = 0)	1	0	1	0
(anter b – t	1	0	0	0
	0 -	0	1	1

O

In)	Outputs	
S_n	R_n	Q_{n+1}
0	0	Q_n
1	0	1
0	1	0
1 .2	1	?

(ii) J-K Flip-Flop

Inp	outs	Output
J_n	K_n	Q_{n+1}
0	0	Q_n
1 0	0	1 0
1	1	$\overline{Q_n}$

Q. 1. (d) Differentiate between:

- (i) Latch and Flip-Flop
- (ii) Ripple counter and Synchronous counter

Ans.

	Latches	Flip-Flop
(i)	Latches are asynchronous, which means that the output changes very soon after the input changes.	A flip-flop is a synchronous version of the latch i.e., a latch with a clock signal, which means that the outputs of all the sequential circuits change simultaneously to the rhythm of a global clock signal.
(ii)	A flip-flop is an edge-triggered device.	Whereas latch is a level sensitive device.
(iii)	Latch is sensitive to glitches on enable fin.	Whereas flip-flop is immune to glitches.
(iv)	Latch does not have a clock signal.	Have a clock signal.
(v)	Latches are faster than flip-flops.	Slower than latches.

In electronics both are a kind of bistable multi-vibrator.

(ii) Ripple Counter and Synchronous Counter:

Ripple Counter: In a ripple counter, the flip-flop output transition serves as a source for triggering other flip-flops. In other words, the C input of some or all flip-flops are triggered not by the common clock pulses, but rather by the transition that occurs in the other flip-flop outputs. So in ripple or asynchronous counter all the flip-flop are not clocked simultaneously.

Synchronous Counter: In a synchronous counter all the flip-flops are clocked simultaneously and the C inputs of all flip-flops receive the common clock. The ring and the twisted-ring counters are example of synchronous counters.

The ripple counters have the advantage of simplicity (only flip-flops are required) but their speed is low because of ripple action.

The speed of operation of synchronous counters improves significantly if all the flip-flops are clocked simultaneously. The resulting circuit is known as a synchronous counter.

Q. 2. (a) (i) Multiply 4.75₂ by 3.625₂.

(ii) Divide 50_2 by 5_2 .

(iii) Convert 2004₁₀ to octal

(iv) Convert 7325₈ to binary

(v) Add +112₁₀ and +65₁₀ using 2's compliment arithmetic.

Ans. (i) Multiply 4.75₂ by 3.625₂:

$$4.75 = 100110$$

$$3.625 = \times 11101$$

$$000000$$

$$100110$$

$$100110$$

$$100110$$

$$10001.001110 = (10001.00111)_{2}$$

$$\Rightarrow (17.21875)_{10}$$

$$\Rightarrow \left(17\frac{7}{32}\right)_{10} \text{ Ans}$$

(ii) Divide 50₂ by 5₂:

i.e.,
$$(110010)_2$$
 by $(101)_2$


$$101 \leftarrow \text{Quotient}$$
Divisor $\rightarrow 101$) 110010 \leftarrow Dividend
$$\frac{101}{00101}$$


$$\frac{101}{0}$$

Ans.

i.e., (101)₂

(iii) Convert 2004₁₀ to Octal:





(iv) Convert 73258 to Binary:

i.e.,
$$(7325)_8$$
 to $()_2$

Octal numbers can be converted into equivalent binary numbers by replacing each octal digit by its 3-bit equivalent binary.

i.e.,
$$7 = 111$$

 $3 = 011$
 $2 = 010$
 $5 = 101$

Thus, $(7325)_8 = (111011010101)_2$

(v) Add + 112_{10} and + 65_{10} using 2's Compliment Arithmetic :

2's complement representation of

$$(+112)_{10} = 01110000$$

2's complement representation of

$$(+65)_{10} = 01000001$$

$$(+112) + (+65)$$

$$(+112)$$

$$+ (+65)$$

$$01110000$$

$$01000001$$

$$001100001$$

The final carry bit acts as a sign bit for the answer if it is 1 then the answer is +ve so then the answer is negative.

In our case final carry is 1 so the answer is positive i.e., + 177.

Q. 2. (b) Use K-map to simplify:

(i)
$$F = \overline{A}B\overline{C} + A\overline{C}D + BC + \overline{AB}D + A\overline{B}CD$$

(ii)
$$F = (AC + A\overline{C}D) (AD + AC + BC)$$

Ans. (i) K-map for
$$F = \overline{A}B\overline{C} + A\overline{C}D + BC + \overline{A}\overline{B}D + A\overline{B}CD$$

CD	AB	ĀB 00		AB 01		. Al		AB 10	
$\overline{C}\overline{D}$ 00		0		1			3	2	-
C D 01		1			5	1	7_	1	
C D 11		12	Γ	1	13	1	15	14 1	
C D 10		8		i	9	1	11	10	
		L		 	Г	<u> </u>		<u> </u>	

$$\Rightarrow \overline{A}B\overline{C}(\overline{D}+D) + A\overline{C}D(\overline{B}+B) + (\overline{A}+A)(\overline{D}+D)BC + \overline{A}\overline{B}D(\overline{C}+C) + A\overline{B}CD$$

$$\Rightarrow \overline{A}B\overline{C}D + \overline{A}B\overline{C}D + A\overline{C}D\overline{B} + A\overline{C}DB + \overline{A}\overline{D}BC + \overline{A}DBC + A\overline{D}BC$$

$$+ADBC + \overline{AB}D\overline{C} + \overline{AB}DC + A\overline{B}CD$$
 [: $A + \overline{A} = 1$]

The simplified expression by using K-map is $Y = D + \overline{A}B + BC$

(ii)
$$F = (AC + A\overline{C}D)(AD + AC + BC)$$

$$\Rightarrow$$
 A.A.CD + A.A.C.C + ABC.C + A.A \overline{C} D.D + A \overline{C} CD + A \overline{C} DBC

$$\Rightarrow ACD + AC + ABC + A\overline{C}D$$

$$[:A.\overline{A}=0 \& A.A=1]$$

$$\Rightarrow$$
 $AC(D+1)+ABC+A\overline{C}D$

$$\Rightarrow AC + ABC + A\overline{C}D$$

$$[:A+1=1]$$

$$\Rightarrow AC(\overline{B} + B)(\overline{D} + D) + ABC(\overline{D} + D) + A\overline{C}D(\overline{B} + B)$$

$$\Rightarrow$$
 $ABC\overline{D} + ABCD + AC\overline{B}\overline{D} + AC\overline{B}D + ACBD + ACBD + \overline{A}\overline{C}D\overline{B} + A\overline{C}DB$

$$\Rightarrow ABC\overline{D} + ABCD + A\overline{B}C\overline{D} + ABCD + \overline{ABCD} + \overline{ABCD}$$

$$[: \overline{A} + \overline{A} = \overline{A}]$$

0.0	0.1	•			1.0	
0.0	1		11	3	10	2
1 4	5		1	7		6
12	13		ı	15	1	14
8	9		1	11	1	10
	0 0 0 0 12	0 0 0 1 0 1 1 5 12 13	0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	00 01 11 0 1 3 1 4 5 7 12 13 15 1 15	00 01 11 10 0 1 3 7 1 1 10 12 13 15 1 1

The simplified expression by using K-map is

$$Y = AC + ABD + \overline{A}\overline{B}\overline{C}D$$

Q. 3. (a) Write short notes on:

- (i) Error detecting and correcting codes
- (ii) Excess-3 code and gray code

Ans. (i) Error Detecting and Correcting Codes:

Error-Detecting: Error-detecting is the detection of errors caused by noise or other impairments during transmission from the transmitter to the receiver. When a message is transmitted, it has the potential to get scrambled by noise. This is certainly true of voice messages, and is also true of the digital messages that are sent to and from computers. Now even sound and video are being transmitted in this manner. By a digital message, we mean a sequence of 0's & 1's which encodes a given message. So we will seek to do is to add more data to a given binary message: adding such data is called an error-detecting code.

A common-type of error-detecting code is called a parity check.

Error-Correcting Codes: We will also try to add data to the original message so that we can detect if errors were made in transmission, and also to figure or what the original message was from the possibly correct message that was received. This type of code is an error-correcting code.

In general, a code is said to be error-correcting code if the correct code word can be deduced from the erroneous word. Hamming code is an error-correcting code.

(ii) Excess-3 Code and Gray Code:

Excess-3 Code: This is another form of BCD codes in which each decimal digit is coded into a 4-bit binary code. The code for each decimal digit is obtained by adding decimal 3 to the natural BCD code. e.g., decimal 2 is coded as 0010 to 011 = 0101 in excess-3 code. It is not a weighted code. This code is a self-complementing code, which means 1's complement of the coded number yields 9's complement. For example, excess-3 code of decimal 2 is 0101, its 1's complement is 1010 which is excess-3 code for decimal 7, which is 9's complement of 2.

Gray Code: It is very useful code in which a decimal number is represented in binary form in such a way so that each gray-code number differs from the preceding and the succeeding number by a single bit. For example, the Gray code for decimal number 5 is 0111 and for 6 is 0101. These two codes differ by only one bit position (third from the left). This code is extensively for shaft encoders because of this property. It is not a weighted code.

Q. 3. (b) Give simplified large equation of Table by Quine-McClusky Method.

	1	able	• • •
A	В	C	Y
0	0	.0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Ans. The logic function of table is written as

$$Y(A, B, C) = \Sigma m(2, 6, 7)$$

Arrange all the minterms of the function in binary form in a table according to the number of ones; one 1 & two 1's & so on.

1.e.

Group		Minterm		Varia	bles		
Group		MILLITE	CHLL	A B	\mathbf{C}	Check	
1		2		0 1	0		
2	**	6		1 1	0	✓	
3	7	7		1 1	1		

\rightarrow \sim		B. #24		Variabl	es	Check
	Group		Minterm	A B	\mathbf{C}	Check
	1		2, 6	- 1	0	√
	2		6, 7	1 1		√

Now we check group of four can be made

0	Minatorona	Variables		
Group	Minterm	Α	В	\mathbf{C}
1	2, 6, 6, 7		No	

All non-checked minterm groups are the prime implicants of the function. The function can be written as,

$$Y(A, B, C) = AB + B\overline{C}$$

Section-B

Q. 4. (a) Show how 1.6 to 1 multiplexes can be obtained using 4 to 1 multiplexes.

Ans. Since 1.6 inputs are there, the first four input are applied to the first 4:1 MUX. The second four inputs to the second 4:1 MUX & so on. Select inputs C & D are applied to S_1 & S_0 . The outputs of these Muxes are connected as data inputs to the fifth 4:1 MUX & select inputs A and B are applied to S_1 & S_0 of that MUX.





Fig. 16:1 MUX using 4:1 MUXS

Q. 4. (b) Draw and explain:


(i) Block diagram (ii) Truth Table (iii) Circuit for 1-bit comparator Ans. (i) Block Diagram:



(ii) Truth Table:

Inputs			Outputs				
В	A	A>B	A=B	A <b< th=""></b<>			
0	0	0	1	0			
0	1	l	0	0			
ľ	0	0	0	- 1,			
1	1	0	1	0			

(iii) Circuit for 1-bit Comparator:



Q. 5. (a) Give truth table, Boolean equation and circuit diagram for :

- (i) Full Adder
- (ii) Subtractor.

Ans. (i) Full Adder:

Full adder has 3 inputs and two outputs.

Truth Table

Inputs			Out	puts
A_n	B_n	C_{n-1}	S_n	C_n
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Boolean Equation:





Fig. K-maps for $S_n \& C_n$

$$S_n = \operatorname{Sum} = \overline{A}_n B_n \overline{C}_{n-1} + \overline{A}_n \overline{B}_n C_{n-1} + A_n \overline{B}_n \overline{C}_{n-1} + A_n B_n C_{n-1}$$

$$C_n = A_n B_n + B_n C_{n-1} + A_n C_{n-1}$$

Circuit Diagram:




NAND-NAND realization of (a) sum (S_n) & (b) carry (C_n)


(b) Subtractor: Just like a full-adder we require a full-subtractor circuit for performing multibit subtraction wherein a borrow from the previous bit position may also be there.

Subtra	Truth Table				Borrow from the previous stage	
	Inputs			Out	Outputs	
Minuend ←	\ An	B'n	C _{n-1}	Dn	C _n	
	0	0	0	0	0	
	0	0	ı	1	1	
	0	1	0	1	1	
	0	1	.1	0	1	
	1	0	0	1	0	
	1	0	1	0	0	
	1	1	0	0	0	
	1	1	1	1	1	

Equation:



K-map for C_n The K-map for the output D_n is exactly the same as the K-map for S_n of the full adder circuit & therefore its realization is same.



Q. 5. (b) What is a demultiplexer. Explain with help of suitable block diagram and logic circuit of 1 to 16 demuliplexer.

Ans. The demultiplexer performs the reverse operation of a MUX. It accepts a single input & distribute it over several outputs.





Fig. Block diagram of a demultiplexer

The select input code determines to which output the data Input will be transmitted.

The no. of output lins is n & the no. of select lines is m, where $n = z^m$. This circuit can also be used as binary-to-decimal decoder with binary Inputs applied at the select Input lines & the output will be obtained on the corresponding line. The data output line is to be connected to logic level.



Block diagram of 1:16 De MUX

Circuit Diagram of 1 to 16 De mux:






Fig.: 1:16 DEMUX Section-C

- Q. 6. Design:
- (i) MOD-8 ripple counter

(ii) Decode synchronous counter using J-K Flip-Flops
Ans. (i) MOD-8 Ripple Counter: MOD-8 Ripple counter use 3-flip-flops.






Waveform of MOD-8 Ripple counter


MOD-8 has eight states due to the third flip-flop.

Present State	Next St		
C B A	СВ	A	C.
0 0 0	0 0	1	
0 0 1	0 1	0	
0 1 0	0 1.	1	. (6)
0 1 1	1 0	0	
1 0 0	1 0	1	3
1 0 1	1 1	0	•
1 0	1 1	1	1.0
1 1	0 0	0	



(ii) Synchronous Counter Using J-K Flip-Flops:

A synchronous counter, in contrast to an asynchronous counter is one whose outputs bits change state simultaneously with no ripple. The only way we can build such a counter circuit from J-K flip-flop is to connect all the clock inputs together, so that each and every flip-flop receives the exact same clock pulse at the exact same time.



For synchronous counters, all the flip-flops are using the same clock signal. Thus, the output would change synchronously.

Procedure to Design:

Step 1: Obtain the state diagram.

Step 2: Obtain the excitation table.

Step 3: Obtain & simplify K-map.

Step 4: Draw the circuit.

Q. 7. (a) What is a shift register? Draw circuit diagram for:


(i) Serial in/parallel out

(ii) Parallel in/serial out shift registers using J-K Flip-Flops.

Ans. In a digital circuits, a shift register is a cascade of flip-flops, sharing the same clock, which has the output of any one but the last flip-flop connected to the "data" input of the next one in the chain resulting in a circuit that shifts by one position in "bit-array", shifting in the data present at its inputs and shifting out the last bit in the array when enabled to do so by a transition of the clock input.

(i) Serial in/Parallel Out:

This conversion allows conversion from serial to parallel format. Data is input serially (SISO).



4-Bit Serial in Parallel out shift register

(ii) Parallel in/Serial Out:




Fig. 4-bit PISO shift register

Q. 7. (b) Convert J-K Flip-Flop into D Flip-Flop.

Ans. We know that the J-K flip-flop has four different transitions from the present state to next state.

i.e.,

Present State	Next State	J_n		K_n
0	0	0		×
0	1	1		×
1	0	×	. 5 . 5	. 1
1	1	×		Ő


x-represent donot care condition, it is either 1 or 0. From the truth table of D flip-flop it is evident that, the value of next state depends on the D input. In simple words the value of D input is retained for the next state of the system.

P.S.	N.S.	D_n
0	0	0
0	1	1
1	0	0
1	1	1


Now from the J-K exitation table & D excitation table. We can deduce the exitation table for the conversion of J-K flip-flop to D flip-flop.

Input	Present State	Next State		-flop outs
0	Q_n	Q_{n-1}	J	К
0	0	0	0	×
0	1	1	×	1
1	0	1	-1	×
1	0	1	1 ×	>

From the above excitation table we draw two separate K-map for J & K inputs respectively.




From this characteristic equation we can draw the logic circuit i.e., conversion from J-K to D flip-flop.



Section—D

Q. 8. (a) Design an asynchronous sequential logic circuit for state transition diagram shown in figure :




Ans.


State Table

	Next	Output		
Present State	X = 0	X = 1	$X = 0 \qquad X = 1$	
A B	A B	A		
0 0	0 1	1 1	0 1	
0 1	1 0	0 0	0 0	
1 0	1 1	0 1	0	
1	0 0	1 0	1	


State Assignment Table:

I	Present State	Next State	Present - Output
	Q	Q+1	$-\mathbf{L}$
0	0	0	0
1	- 0	1	1
$\mathbb{A}^{n} \times 1 \times 1 \times \mathbb{A}$	1	1	0
0	1	0	0





(d) K-map



Circuit Realisation

Q. 8. (b) Implement a full adder using PLA.

Ans. The PLA can be considered as a direct POS (or SOP) implementation of a set of switching functions, with a set of AND functions followed by a set of OR functions. A PLA is often said to have an "AND" plane followed by an "OR" plane. In practice, either NAND or NOR gates are normally used; with the resulting PLA said to be a NAND/NAND or a NOR/NOR. Note that since the full adder does not require the minterm \overline{A} . \overline{B} . \overline{C} this minterm is not included in the "AND" plane of the PLA.

Thus, PLA is efficient device for the implementation of several functions of the same set of variables.




Fig. A PLA implementation of a full adder

Q. 9. Write short notes on:

(i) RAM and ROM

(ii) Algorithm State Machine (ASM)

Ans. (i) RAM: RAM stands for Read Access Memory. It is a form of computer storage data. Today it takes the form of integrated circuit that allow stored data to be accessed in any order with a worst case performance of constant time. RAM is associated with volatile type of memory in which the information is stored as long as the power is switched on.

Types of RAM:

Static RAM (SRAM)

Dynamic RAM (DRAM)

Flip-flop is an example of RAM. In such a memory, data can be put into (writing into the memory) or retrieved from (reading from the memory) in a random fashion & is known as Random-access memory.

(ii) ROM: ROM stands for Read Only Memory. ROM is a class of storage medium used in computers and other electronic devices. Data stored in ROM can't be modified, or can be modified only slowly or with difficulty, so it is mainly used to distribute firmware. In ROM information is stored even if the power is removed. It is a type of non-volatile memory.

Types:

PROM (Programmable ROM)

EPROM (Erasable PROM)

EEPROM (Electrically EPROM) or flash ROM

& Ultra-violet ROM.

In a strict sense, ROM refers only to mask ROM (the oldest type of solid state ROM) which is fabricated with the desired data permanently stored in it.


(ii) Algorithm State Machine (ASM): The algorithm state machine (ASM) is a method for designing finite state machines. It is used to represent diagrams of digital integrated circuits. The ASM diagram is like a state diagram but less formal and thus, easier to understand. An ASM chart is a method of describing the sequential operations of a digital system.

ASM Method:


ASM method is composed of the following steps:

- (i) Create an algorithm, using pseudocode, to describe the desired operation of the device.
- (ii) Convert the pseudocode into an ASM chart.
- (iii) Design the data path based on the ASM chart.
- (iv) Create a detailed ASM chart based on the data path.
- (v) Design the control logic based on the detailed ASM chart.


ASM Chart



Data Path



Decision Box



Once the data path is designed, the ASM chart is converted to a detailed ASM chart. The RTL notation is replaced by signals defined in the data path.

Vertices of ASM:

