

8-Bit CMOS Flash/EEPROM Microcontrollers

Devices Included in this Data Sheet:

- PIC16F83
- PIC16CR83
- PIC16F84
- PIC16CR84
- Extended voltage range devices available (PIC16LF8X, PIC16LCR8X)

High Performance RISC CPU Features:

- Only 35 single word instructions to learn
- All instructions single cycle (400 ns @ 10 MHz) except for program branches which are two-cycle
- Operating speed: DC 10 MHz clock input DC - 400 ns instruction cycle

	ı	Memory	1	_
Device			Freq Max.	
	Flash	RAM	EEPROM	lliaxi
PIC16F83	512 words	36	64	10 MHz
PIC16CR83	512 words	36	64	10 MHz
PIC16F84	1 K-words	68	64	10 MHz
PIC16CR84	1 K-words	68	64	10 MHz


F = Flash; CR = ROM

- 14-bit wide instructions
- · 8-bit wide data path
- 15 special function hardware registers
- · Eight-level deep hardware stack
- · Direct, indirect and relative addressing modes
- Four interrupt sources:
 - External RB0/INT pin
 - TMR0 timer overflow
 - PORTB<7:4> interrupt on change
 - Data EEPROM write complete
- 1,000,000 data memory EEPROM ERASE/WRITE cycles
- EEPROM Data Retention > 40 years

Peripheral Features:

- 13 I/O pins with individual direction control
- · High current sink/source for direct LED drive
 - 25 mA sink max. per pin
 - 20 mA source max. per pin
- TMR0: 8-bit timer/counter with 8-bit programmable prescaler

Pin Diagram



Special Microcontroller Features:

- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- Serial In-System Programming via two pins (ROM devices support only Data EEPROM programming)

CMOS Technology:

- Low-power, high-speed CMOS Flash/EEPROM technology
- · Fully static design
- Wide operating voltage range:

Commercial: 2.0V to 6.0VIndustrial: 2.0V to 6.0V

- Low power consumption:
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μA typical @ 2V, 32 kHz
 - < 1 μA typical standby current @ 2V

Table of Contents

1.0	Gener	al Description	3
2.0		F8X Device Varieties	
3.0	Archite	ectural Overview	7
4.0	Memo	ry Organization	11
5.0	I/O Po	rts	21
6.0	Timer) Module and TMR0 Register	27
7.0	Data E	EPROM Memory	33
8.0		al Features of the CPU	
9.0		tion Set Summary	
10.0		ppment Support	
11.0	Electri	cal Characteristics for PIC16F83 and PIC16F84	71
12.0		AC Characteristics Graphs/Tables for PIC16F83 and PIC16F84	
13.0		cal Characteristics for PIC16CR83 and PIC16CR84	
14.0	DC & /	AC Characteristics Graphs/Tables for PIC16CR83 and PIC16CR84	97
15.0	Packa	ging Information	99
Apper	ndix A:	Feature Improvements	103
Apper	ndix B:	Compatibility	103
		What's New	
		What's Changed	
Apper	ndix E:	PIC16C84 to PIC16F83/CR83 and PIC16F84/CR84 Conversion Considerations	104
Apper	ndix F:	PIC16/17 Microcontrollers	105
Index			115
PIC16	F8X Pr	oduct Identification System	121

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC16F8X is a group in the PIC16CXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers. This group contains the following devices:

- PIC16F83
- PIC16CR83
- PIC16F84
- PIC16CR84

All PIC16/17 microcontrollers employ an advanced RISC architecture. PIC16CXX devices have enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with a separate 8-bit wide data bus. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set is used to achieve a very high performance level.

PIC16F8X microcontrollers typically achieve a 2:1 code compression and up to a 2:1 speed improvement (at 10 MHz) over other 8-bit microcontrollers in their class.

The PIC16F8X has up to 68 bytes of RAM, 64 bytes of Data EEPROM memory, and 13 I/O pins. A timer/counter is also available.

The PIC16CXX family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers power saving. The user can wake the chip from sleep through several external and internal interrupts and resets.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock-up.

The devices with Flash program memory allow the same device package to be used for prototyping and production. In-circuit reprogrammability allows the code to be updated without the device being removed from the end application. This is useful in the development of many applications where the device may not be easily accessible, but the prototypes may require code updates. This is also useful for remote applications where the code may need to be updated (such as rate information).

Table 1-1 lists the features of the PIC16F8X, and Appendix D: list the features of all of the Microchip microcontrollers.

A simplified block diagram of the PIC16F8X is shown in Figure 3-1.

The PIC16F8X fits perfectly in applications ranging from high speed automotive and appliance motor control to low-power remote sensors, electronic locks, security devices and smart cards. The Flash/EEPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, security codes, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, performance, ease of use and I/O flexibility make the PIC16F8X very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, serial communication, capture and compare, PWM functions and co-processor applications).

The serial in-system programming feature (via two pins) offers flexibility of customizing the product after complete assembly and testing. This feature can be used to serialize a product, store calibration data, or program the device with the current firmware before shipping.

1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A: for a detailed list of enhancements. Code written for PIC16C5X can be easily ported to the PIC16F8X (Appendix B:).

1.2 Development Support

The PIC16CXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A "C" compiler and fuzzy logic support tools are also available.

TABLE 1-1: PIC16F8X FAMILY OF DEVICES

					Clo	ck	Me	mory		Periph	erals Features
	100	skirur f	stuered to the state of the sta	A ROM	DIN DE	Jan Mer	or lokes Inde	indule S	, terupi	Spire Vall	Partis Partis Partis Per
PIC16C84	10	<u> </u>	1K	_	36	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16F84 ⁽¹⁾	10	1K	_	_	68	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16CR84 ⁽¹⁾	10	_	_	1K	68	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16F83 ⁽¹⁾	10	512	_	_	36	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16CR83 ⁽¹⁾	10	_	_	512	36	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC

All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability.

All PIC16C8X family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local sales office for availability of these devices.

2.0 PIC16F8X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information in this section. When placing orders, please use the "PIC16F8X Product Identification System" at the back of this data sheet to specify the correct part number.

There are four device "types" as indicated in the device number.

- F, as in PIC16F84. These devices have Flash program memory and operate over the standard voltage range.
- LF, as in PIC16LF84. These devices have Flash program memory and operate over an extended voltage range.
- CR, as in PIC16CR83. These devices have ROM program memory and operate over the standard voltage range.
- LCR, as in PIC16LCR84. These devices have ROM program memory and operate over an extended voltage range.

When discussing memory maps and other architectural features, the use of **F** and **CR** also implies the **LF** and **LCR** versions.

2.1 <u>Electrically Erasable Devices</u>

These devices are offered in the lower cost plastic package, even though the device can be erased and reprogrammed. This allows the same device to be used for prototype development and pilot programs as well as production.

A further advantage of the electrically erasable version is that they can be erased and reprogrammed in-circuit, or by device programmers, such as Microchip's PICSTART® Plus or PRO MATE® II programmers.

2.2 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices have all Flash locations and configuration options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available.

For information on submitting a QTP code, please contact your Microchip Regional Sales Office.

2.3 <u>Serialized</u> <u>Quick-Turnaround-Production</u> (SQTPSM) Devices

Microchip offers the unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

For information on submitting a SQTP code, please contact your Microchip Regional Sales Office.

2.4 ROM Devices

Some of Microchip's devices have a corresponding device where the program memory is a ROM. These devices give a cost savings over Microchip's traditional user programmed devices (EPROM, EEPROM).

ROM devices (PIC16CR8X) do not allow serialization information in the program memory space. The user may program this information into the Data EEPROM.

For information on submitting a ROM code, please contact your Microchip Regional Sales Office.

© 1996 Microchip Technology Inc.

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXX uses a Harvard architecture. This architecture has the program and data accessed from separate memories. So the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC16CXX opcodes are 14-bits wide, enabling single word instructions. The full 14-bit wide program memory bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, instructions execute in a single cycle (400 ns @ 10 MHz) except for program branches.

The PIC16F83 and PIC16CR83 address 512 x 14 of program memory, and the PIC16F84 and PIC16CR84 address 1K x 14 program memory. All program memory is internal.

The PIC16CXX can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. An orthogonal (symmetrical) instruction set makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CXX simple yet efficient. In addition, the learning curve is reduced significantly.

PIC16CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register), and the other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram for the PIC16F8X is shown in Figure 3-1, its corresponding pin description is shown in Table 3-1.

Data Bus 8 **Program Counter** Flash/ROM **EEPROM Data Memory** Program Memory PIC16F83/CR83 RAM EEPROM 512 x 14 File Registers Data Memory 64 x 8 8 Level Stack **EEDATA** PIC16F84/CR84 PIC16F83/R83/84 (13-bit) 36 x 8 PIC16F84/CR84 1K x 14 68 x 8 Program Bus 14 7 RAM Addr **EEADR** Addr Mux Instruction reg Indirect TMR0 Direct Addr Addr FSR reg X RA4/T0CKI STATUS reg 8 MUX Power-up I/O Ports Timer Instruction Oscillator Decode & Start-up Timer ALU Control Power-on RA3:RA0 Reset Watchdog Timing RB7:RB1 W reg Generation Timer RB0/INT OSC2/CLKOUT **MCLR** VDD, VSS OSC1/CLKIN

FIGURE 3-1: PIC16F8X BLOCK DIAGRAM

TABLE 3-1: PIC16F8X PINOUT DESCRIPTION

Pin Name	DIP No.	SOIC No.	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	16	ı	ST/CMOS (3)	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR	4	4	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0	17	17	I/O	TTL	
RA1	18	18	I/O	TTL	
RA2	1	1	I/O	TTL	
RA3	2	2	I/O	TTL	
RA4/T0CKI	3	3	I/O	ST	Can also be selected to be the clock input to the TMR0 timer/counter. Output is open drain type.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	6	I/O	TTL/ST (1)	RB0/INT can also be selected as an external interrupt pin.
RB1	7	7	I/O	TTL	
RB2	8	8	I/O	TTL	
RB3	9	9	I/O	TTL	
RB4	10	10	I/O	TTL	Interrupt on change pin.
RB5	11	11	I/O	TTL	Interrupt on change pin.
RB6	12	12	I/O	TTL/ST (2)	Interrupt on change pin. Serial programming clock.
RB7	13	13	I/O	TTL/ST (2)	Interrupt on change pin. Serial programming data.
Vss	5	5	Р	_	Ground reference for logic and I/O pins.
VDD	14	14	Р	_	Positive supply for logic and I/O pins.

Legend: I= input

O = output
— = Not used

I/O = Input/Output TTL = TTL input P = power

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in serial programming mode.
- 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

3.1 **Clocking Scheme/Instruction Cycle**


The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


3.2 **Instruction Flow/Pipelining**

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F8X. These are the program memory and the data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

The data memory area also contains the data EEPROM memory. This memory is not directly mapped into the data memory, but is indirectly mapped. That is, an indirect address pointer specifies the address of the data EEPROM memory to read/write. The 64 bytes of data EEPROM memory have the address range 0h-3Fh. More details on the EEPROM memory can be found in Section 7.0.

4.1 <u>Program Memory Organization</u>

The PIC16FXX has a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16F83 and PIC16CR83, the first 512 x 14 (0000h-01FFh) are physically implemented (Figure 4-1). For the PIC16F84 and PIC16CR84, the first 1K x 14 (0000h-03FFh) are physically implemented (Figure 4-2). Accessing a location above the physically implemented address will cause a wraparound. For example, for the PIC16F84 locations 20h, 420h, 820h, C20h, 1020h, 1420h, 1820h, and 1C20h will be the same instruction.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK -PIC16F83/CR83





FIGURE 4-2: PROGRAM MEMORY MAP AND STACK -PIC16F84/CR84



4.2 <u>Data Memory Organization</u>

The data memory is partitioned into two areas. The first is the Special Function Registers (SFR) area, while the second is the General Purpose Registers (GPR) area. The SFRs control the operation of the device.

Portions of data memory are banked. This is for both the SFR area and the GPR area. The GPR area is banked to allow greater than 116 bytes of general purpose RAM. The banked areas of the SFR are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the STATUS Register. Figure 4-3 and Figure 4-4 show the data memory map organization.

Instructions MOVWF and MOVF can move values from the W register to any location in the register file ("F"), and vice-versa.

The entire data memory can be accessed either directly using the absolute address of each register file or indirectly through the File Select Register (FSR) (Section 4.5). Indirect addressing uses the present value of the RP1:RP0 bits for access into the banked areas of data memory.

Data memory is partitioned into two banks which contain the general purpose registers and the special function registers. Bank 0 is selected by clearing the RP0 bit (STATUS<5>). Setting the RP0 bit selects Bank 1. Each Bank extends up to 7Fh (128 bytes). The first twelve locations of each Bank are reserved for the Special Function Registers. The remainder are General Purpose Registers implemented as static RAM.

4.2.1 GENERAL PURPOSE REGISTER FILE

All devices have some amount of General Purpose Register (GPR) area. Each GPR is 8 bits wide and is accessed either directly or indirectly through the FSR (Section 4.5).

The GPR addresses in bank 1 are mapped to addresses in bank 0. As an example, addressing location 0Ch or 08h will access the same GPR.

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (Figure 4-3, Figure 4-4 and Table 4-1) are used by the CPU and Peripheral functions to control the device operation. These registers are static RAM.

The special function registers can be classified into two sets, core and peripheral. Those associated with the core functions are described in this section. Those related to the operation of the peripheral features are described in the section for that specific feature.

FIGURE 4-3: REGISTER FILE MAP - PIC16F83/CR83




FIGURE 4-4: REGISTER FILE MAP - PIC16F84/CR84




TABLE 4-1: REGISTER FILE SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note3)	
Bank 0	·											
00h	INDF	Uses co	ntents of F	SR to addre	ess data memor	y (not a phy	sical registe	r)				
01h	TMR0	8-bit rea	I-time clock	/counter						xxxx xxxx	uuuu uuuu	
02h	PCL	Low ord	er 8 bits of	the Progra	m Counter (PC)					0000 0000	0000 0000	
03h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu	
04h	FSR	Indirect	data memo	ry address	pointer 0					xxxx xxxx	uuuu uuuu	
05h	PORTA	_	_	_	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu	
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	uuuu uuuu	
07h		Unimple	mented loc	ation, read	as '0'							
08h	EEDATA	EEPRO	M data regi	ster						XXXX XXXX	uuuu uuuu	
09h	EEADR	EEPROI	EEPROM address register								uuuu uuuu	
0Ah	PCLATH	_	_	_	Write buffer for	r upper 5 bit	s of the PC	(1)		0 0000	0 0000	
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
Bank 1		•										
80h	INDF	Uses co	ntents of F	SR to addre	ess data memor	y (not a phys	sical registe	r)				
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	
82h	PCL	Low ord	er 8 bits of	Program C	ounter (PC)					0000 0000	0000 0000	
83h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu	
84h	FSR	Indirect	data memo	ry address	pointer 0					xxxx xxxx	uuuu uuuu	
85h	TRISA	_	_	_	PORTA data d	irection regi	ster			1 1111	1 1111	
86h	TRISB	PORTB	data directi	on register						1111 1111	1111 1111	
87h		Unimplemented location, read as '0'										
88h	EECON1	_	EEIF WRERR WREN WR RD								0 q000	
89h	EECON2	EEPROI	EEPROM control register 2 (not a physical register)									
0Ah	PCLATH	_	— — Write buffer for upper 5 bits of the PC ⁽¹⁾							0 0000	0 0000	
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	

Legend: x = unknown, u = unchanged. - = unimplemented read as '0', <math>q = value depends on condition.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> is never transferred to PCLATH.

^{2:} The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ status bits in the STATUS register are not affected by a $\overline{\text{MCLR}}$ reset.

^{3:} Other (non power-up) resets include: external reset through $\overline{\text{MCLR}}$ and the Watchdog Timer Reset.

4.2.2.1 STATUS REGISTER

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bit for data memory.

As with any register, the STATUS register can be the destination for any instruction. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

Only the BCF, BSF, SWAPF and MOVWF instructions should be used to alter the STATUS register (Table 9-2) because these instructions do not affect any status bit.

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16F8X and should be programmed as cleared. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.
- Note 3: When the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. The specified bit(s) will be updated according to device logic

FIGURE 4-5: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	D D 111 17
IRP bit7	RP1	RP0	TO	PD	Z	DC	bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
oit 7:	0 = Bank 1 = Bank	0, 1 (00h · 2, 3 (100h	- FFh) ı - 1FFh)		indirect add		ntained cle	ar.
bit 6-5:	00 = Bank 01 = Bank 10 = Bank 11 = Bank	<pre>< 0 (00h - ' < 1 (80h - ' < 2 (100h - ' < 3 (180h - ') </pre>	7Fh) FFh) - 17Fh) · 1FFh)	·	sed for dire		S.	ould be maintained clear.
bit 4:	TO : Time- 1 = After p 0 = A WD	ower-up,		struction,	or SLEEP ir	struction		
bit 3:		ower-up	or by the	CLRWDT ins				
bit 2:		esult of an			pperation is			
bit 1:	1 = A carr	y-out from	the 4th lo	w order b	d ADDLW ins it of the res bit of the re	ult occurre		w the polarity is reversed)
bit 0:	1 = A carr 0 = No ca Note: For the	y-out from rry-out fro borrow the	the most m the mo e polarity perand. F	significan st significa is reverse or rotate (F		esult occu result occ ction is ex	curred ecuted by a	adding the two's complement baded with either the high or le

4.2.2.2 OPTION REGISTER

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external INT interrupt, TMR0, and the weak pull-ups on PORTB.

Note: When the prescaler is assigned to the WDT (PSA = '1'), TMR0 has a 1:1 prescaler assignment.

FIGURE 4-6: OPTION REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1						
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	R = Readable bit					
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset					
bit 7:	RBPU : PO 1 = PORTE 0 = PORTE	3 pull-ups	are disal	oled	dividual por	t latch valu	ues)						
bit 6:	INTEDG: Interrup 1 = Interrup 0 = Interrup	pt on rising	g edge of	RB0/INT	•								
bit 5:	1 = Transit	TOCS: TMR0 Clock Source Select bit = Transition on RA4/T0CKI pin = Internal instruction cycle clock (CLKOUT)											
bit 4:		ent on hig	h-to-low	transition	on RA4/T00 on RA4/T00	•							
bit 3:	PSA: Pres 1 = Presca 0 = Presca	ler assign	ed to the	WDT									
bit 2-0:	PS2:PS0:	Prescaler	Rate Sel	ect bits									
	Bit Value	TMR0 Ra	ate WD	Rate									
	000 001 010 011 100 101 110	1:2 1:4 1:8 1:16 1:32 1:64 1:128	1:	2 4 8 16 32 64									

4.2.2.3 INTCON REGISTER

The INTCON register is a readable and writable register which contains the various enable bits for all interrupt sources.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

FIGURE 4-7: INTCON REGISTER (ADDRESS 0Bh, 8Bh)


R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x		
GIE	EEIE	T0IE	INTE	RBIE	TOIF	INTF	RBIF		= Readable bit
bit7							bit0		= Writable bit= Unimplemented bit,
								١	read as '0'
								- n	= Value at POR reset
bit 7:		al Interrup							
		es all un-r		terrupts					
	0 = Disab	les all inte	rrupts						
	Note: For	the opera	ition of the	interrupt	structure, p	olease refe	r to Section	า 8.5	
bit 6:		Write Cor							
		es the EE		•	•				
	0 = Disab	les the EE	write cor	nplete inte	rrupt				
bit 5:		R0 Overflo			bit				
		es the TM		•					
	0 = Disab	les the TM	1R0 interr	upt					
bit 4:		0/INT Inte							
		es the RB		•					
		les the RE		•					
bit 3:		Port Cha							
		es the RB les the RE							
1			•	•	ipi				
bit 2:		R0 overflo			ared in soft	woro)			
) did not o		ust be clea	ared in Soit	ware)			
bit 1:		0/INT Inte		hit					
DIL 1.		B0/INT inte							
		RB0/INT in	•						
bit 0:		Port Cha	•						
Dit U.						ed state (n	nust be clea	ared	in software)
					anged state				/

Note:

4.3 Program Counter: PCL and PCLATH

The Program Counter (PC) is 13-bits wide. The low byte is the PCL register, which is a readable and writable register. The high byte of the PC (PC<12:8>) is not directly readable nor writable and comes from the PCLATH register. The PCLATH (PC latch high) register is a holding register for PC<12:8>. The contents of PCLATH are transferred to the upper byte of the program counter when the PC is loaded with a new value. This occurs during a CALL, GOTO or a write to PCL. The high bits of PC are loaded from PCLATH as shown in Figure 4-8.

FIGURE 4-8: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 word block). Refer to the application note "Implementing a Table Read" (AN556).

4.3.2 PROGRAM MEMORY PAGING

The PIC16F83 and PIC16CR83 have 512 words of program memory. The PIC16F84 and PIC16CR84 have 1K of program memory. The CALL and GOTO instructions have an 11-bit address range. This 11-bit address range allows a branch within a 2K program memory page size. For future PIC16F8X program memory expansion, there must be another two bits to specify the program memory page. These paging bits come from the PCLATH<4:3> bits (Figure 4-8). When doing a CALL or a GOTO instruction, the user must ensure that these page bits (PCLATH<4:3>) are programmed to the desired program memory page. If a CALL instruction (or interrupt) is executed, the entire 13-bit PC is "pushed" onto the stack (see next section). Therefore,

manipulation of the PCLATH<4:3> is not required for the return instructions (which "pops" the PC from the stack).

Note:

The PIC16F8X ignores the PCLATH<4:3> bits, which are used for program memory pages 1, 2 and 3 (0800h - 1FFFh). The use of PCLATH<4:3> as general purpose R/W bits is not recommended since this may affect upward compatibility with future products.

4.4 Stack

The PIC16FXX has an 8 deep x 13-bit wide hardware stack (Figure 4-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable.

The entire 13-bit PC is "pushed" onto the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is "popped" in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a push or a pop operation.

Note: There are no instruction mnemonics called push or pop. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt

The stack operates as a circular buffer. That is, after the stack has been pushed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

address.

If the stack is effectively popped nine times, the PC value is the same as the value from the first pop.

Note: There are no status bits to indicate stack overflow or stack underflow conditions.

4.5 <u>Indirect Addressing; INDF and FSR</u> <u>Registers</u>

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 4-1: INDIRECT ADDRESSING

- · Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- · Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).


A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

0x20 ;initialize pointer movlw movwf FSR ; to RAM NEXT clrf INDF ;clear INDF register incf FSR ;inc pointer FSR,4 ;all done? bt.fss NEXT ; NO, clear next aoto CONTINUE ;YES, continue

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-9. However, IRP is not used in the PIC16F8X.

FIGURE 4-9: DIRECT/INDIRECT ADDRESSING



NOTES:

5.0 I/O PORTS

The PIC16F8X has two ports, PORTA and PORTB. Some port pins are multiplexed with an alternate function for other features on the device.

5.1 PORTA and TRISA Registers


PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as output or input.

Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, i.e., put the corresponding output driver in a hi-impedence mode. Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, i.e., put the contents of the output latch on the selected pin.

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The RA4 pin is multiplexed with the TMR0 clock input.

FIGURE 5-1: BLOCK DIAGRAM OF PINS RA3:RA0



EXAMPLE 5-1: INITIALIZING PORTA

CLRF PORTA ; Initialize PORTA by ; setting output ; data latches

BSF STATUS, RPO ; Select Bank 1

MOVLW 0x0F ; Value used to ; initialize data ; direction

MOVWF TRISA ; Set RA<3:0> as inputs

; RA4 as outputs ; TRISA<7:5> are always

; read as '0'.

FIGURE 5-2: BLOCK DIAGRAM OF PIN RA4




TABLE 5-1: PORTA FUNCTIONS

Name	Bit0	Buffer Type	Function
RA0	bit0	TTL	Input/output
RA1	bit1	TTL	Input/output
RA2	bit2	TTL	Input/output
RA3	bit3	TTL	Input/output
RA4/T0CKI	bit4	ST	Input/output or external clock input for TMR0. Output is open drain type.

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
05h	PORTA	_	_	_	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are unimplemented, read as '0'


5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. A '1' on any bit in the TRISB register puts the corresponding output driver in a hi-impedance mode. A '0' on any bit in the TRISB register puts the contents of the output latch on the selected pin(s).

Each of the PORTB pins have a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The pins value in input mode are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of the pins are OR'ed together to generate the RB port change interrupt.

FIGURE 5-3: BLOCK DIAGRAM OF PINS RB7:RB4



This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- Read (or write) PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set the RBIF bit. Reading PORTB will end the mismatch condition, and allow the RBIF bit to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression (see AN552 in the Embedded Control Handbook).

Note 1: For a change on the I/O pin to be recognized, the pulse width must be at least Tcy wide.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 5-4: BLOCK DIAGRAM OF PINS RB3:RB0



EXAMPLE 5-2: INITIALIZING PORTB

CLRF PORTB ; Initialize PORTB by

; setting output

; data latches

BSF STATUS, RPO ; Select Bank 1 MOVLW 0xCF ; Value used to

; initialize data

; direction

MOVWF TRISB ; Set RB<3:0> as inputs

; RB<5:4> as outputs
; RB<7:6> as inputs

TABLE 5-3: PORTB FUNCTIONS

Name	Bit	Buffer Type	I/O Consistency Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger.

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

5.3 I/O Programming Considerations

5.3.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (i.e., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch is unknown.

Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (i.e., BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output current may damage the chip.

5.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-5). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such that the pin voltage stabilizes (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

Example 5-3 shows the effect of two sequential read-modify-write instructions (e.g., ${\tt BCF}$, ${\tt BSF}$, etc.) on an I/O port.


EXAMPLE 5-3: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initial PORT settings: PORTB<7:4> Inputs

```
PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
                   PORT latch PORT pins
                    _____
 BCF PORTB, 7
                 ; 01pp ppp
                               11pp ppp
 BCF PORTB, 6
                  ; 10pp ppp
                               11pp ppp
 BSF STATUS, RPO ;
 BCF TRISB, 7
                  ; 10pp ppp
                               11pp ppp
                  ; 10pp ppp
 BCF TRISB, 6
                               10pp ppp
```

;Note that the user may have expected the ;pin values to be 00pp ppp. The 2nd BCF ;caused RB7 to be latched as the pin value ;(high).

FIGURE 5-5: SUCCESSIVE I/O OPERATION



NOTES:

6.0 TIMERO MODULE AND TMRO REGISTER

The Timer0 module timer/counter has the following features:

- · 8-bit timer/counter
- · Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In timer mode, the Timer0 module (Figure 6-1) will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode TMR0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the T0 source

edge select bit, T0SE (OPTION<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2.

The prescaler is shared between the Timer0 Module and the Watchdog Timer. The prescaler assignment is controlled, in software, by control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 Module. The prescaler is not readable or writable. When the prescaler (Section 6.3) is assigned to the Timer0 Module, the prescale value (1:2, 1:4, ..., 1:256) is software selectable.

6.1 TMR0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets the T0IF bit (INTCON<2>). The interrupt can be masked by clearing enable bit T0IE (INTCON<5>). The T0IF bit must be cleared in software by the Timer0 Module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt (Figure 6-4) cannot wake the processor from SLEEP since the timer is shut off during SLEEP.







FIGURE 6-2: TMR0 TIMING: INTERNAL CLOCK/NO PRESCALER



© 1996 Microchip Technology Inc.

DS30430B-page 27

TMR0 TIMING: INTERNAL CLOCK/PRESCALE 1:2 **FIGURE 6-3:**





FIGURE 6-4: TMR0 INTERRUPT TIMING



Note 1: T0IF interrupt flag is sampled here (every Q1).

- 2: Interrupt latency = 3.25Tcy, where Tcy = instruction cycle time.
- 3: CLKOUT is available only in RC oscillator mode.
 4: The timer clock (after the synchronizer circuit) which increments the timer from FFh to 00h immediately sets the T0IF bit. The TMR0 register will roll over 3 Tosc cycles later.

6.2 <u>Using TMR0 with External Clock</u>

When an external clock input is used for TMR0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of the TMR0 register after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of pin RA4/T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (plus a small RC delay) and low for at least 2Tosc (plus a small RC delay). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by an asynchronous ripple counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (plus a small RC delay) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the AC Electrical Specifications of the desired device.

6.2.2 TMR0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 Module is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.


6.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 Module, or as a postscaler for the Watchdog Timer (Figure 6-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 Module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 Module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 Module, all instructions writing to the Timer0 Module (e.g., CLRF 1, MOVWF 1, BSF 1,xetc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.





- Note 1: Delay from clock input change to TMR0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc). Therefore, the error in measuring the interval between two edges on TMR0 input = \pm 4Tosc max.
 - 2: External clock if no prescaler selected, Prescaler output otherwise.
 - 3: The arrows ↑ indicate where sampling occurs. A small clock pulse may be missed by sampling.




FIGURE 6-6: BLOCK DIAGRAM OF THE TMR0/WDT PRESCALER

6.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution).

Note: To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be taken even if the WDT is disabled. To change prescaler from the WDT to the Timer0 module use the sequence shown in Example 6-2.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

BCF STATUS, RP0 ;Bank 0
CLRF TMR0 ;Clear TMR0
; and Prescaler

BSF STATUS, RPO ;Bank 1
CLRWDT ;Clears WDT
MOVLW b'xxxxlxxx' ;Select new
MOVWF OPTION ; prescale value

BCF STATUS, RPO ; Bank 0

EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and

; prescaler

BSF STATUS, RPO ; Bank 1

MOVLW b'xxxx0xxx' ;Select TMR0, new

; prescale value

' and clock source

MOVWF OPTION ;

BCF STATUS, RPO ; Bank 0

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
01h	TMR0	Timer0 module's register									uuuu uuuu
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 0000
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_		_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 11111	1 1111

Legend: x = unknown, u = unchanged. - = unimplemented read as '0'. Shaded cells are not associated with Timer0.

NOTES:

7.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC16F8X devices have 64 bytes of data EEPROM with an address range from 0h to 3Fh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write-time will vary with voltage and temperature as well as from chip to chip. Please refer to AC specifications for exact limits.

When the device is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

7.1 <u>EEADR</u>

The EEADR register can address up to a maximum of 256 bytes of data EEPROM. Only the first 64 bytes of data EEPROM are implemented.

The upper two bits are address decoded. This means that these two bits must always be '0' to ensure that the address is in the 64 byte memory space.

FIGURE 7-1: EECON1 REGISTER (ADDRESS 88h)

U	U	U	R/W-0	R/W-x	R/W-0	R/S-0	R/S-x					
_	_	_	EEIF	WRERR	WREN	WR	RD	R = Readable bit				
bit7							bit0	W = Writable bit				
								S = Settable bit U = Unimplemented bit,				
								read as '0'				
								- n = Value at POR reset				
bit 7:5	Unimplem	ented: R	lead as '0	'								
bit 4	EEIF: EEPROM Write Operation Interrupt Flag bit											
	1 = The wr											
	0 = The wr	ite opera	tion is not	complete	or has not	been start	ed					
bit 3	WRERR: EEPROM Error Flag bit											
	1 = A write operation is prematurely terminated											
	(any MCLR reset or any WDT reset during normal operation)											
	0 = The wr	ite opera	tion comp	oleted								
bit 2	WREN: EE			ole bit								
	1 = Allows	-										
	0 = Inhibits	write to	the data I	EEPROM								
bit 1	WR: Write											
	1 = initiates a write cycle. (The bit is cleared by hardware once write is complete. The WR bit can only be											
	set (not cleared) in software. 0 = Write cycle to the data EEPROM is complete											
1 11 0		-		_1 1\O V 15	complete							
bit 0	RD: Read Control bit											
	1 = Initiates an EEPROM read (read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software).											
	0 = Does n			•								
			· •									

7.2 EECON1 and EECON2 Registers

EECON1 is the control register with five low order bits physically implemented. The upper-three bits are non-existent and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR reset or a WDT time-out reset during normal operation. In these situations, following reset, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit EEIF is set when write is complete. It must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the Data EEPROM write sequence.

7.3 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>). The data is available, in the very next cycle, in the EEDATA register; therefore it can be read in the next instruction. EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 7-1: DATA EEPROM READ

```
BCF
        STATUS, RPO ; Bank 0
MOVLW
       CONFIG_ADDR ;
MOVWF
       EEADR
                    ; Address to read
BSF
        STATUS, RPO ; Bank 1
BSF
        EECON1, RD
                    ; EE Read
BCF
        STATUS, RPO ; Bank 0
MOVF
       EEDATA, W
                   ; W = EEDATA
```

7.4 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte.

EXAMPLE 7-2: DATA EEPROM WRITE

	BSF	STATUS, RPO	;	Bank 1
	BCF	INTCON, GIE	;	Disable INTs.
	BSF	EECON1, WREN	;	Enable Write
	MOVLW	55h	;	
g 8	MOVWF	EECON2	;	Write 55h
el el	MOVLW	AAh	;	
equired	MOVWF	EECON2	;	Write AAh
Se	BSF	EECON1,WR	;	Set WR bit
			;	begin write
	BSF	INTCON, GIE	;	Enable INTs.

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the Data EEPROM should be verified (Example 7-3) to the desired value to be written. This should be used in applications where an EEPROM bit will be stressed near the specification limit. The Total Endurance disk will help determine your comfort level.

Generally the EEPROM write failure will be a bit which was written as a '1', but reads back as a '0' (due to leakage off the bit).

EXAMPLE 7-3: WRITE VERIFY

```
BCF
         STATUS, RPO; Bank 0
   :
                    ; Any code can go here
   MOVF EEDATA, W ; Must be in Bank 0
   BSF STATUS, RPO; Bank 1
READ
   BSF
        EECON1, RD ; YES, Read the
                   ; value written
   BCF
         STATUS, RPO; Bank 0
;
; Is the value written (in W reg) and
   read (in EEDATA) the same?
;
;
   SUBWF EEDATA, W
   BTFSS STATUS, Z ; Is difference 0?
   GOTO WRITE_ERR ; NO, Write error
                    ; YES, Good write
                    ; Continue program
```

7.6 <u>Protection Against Spurious Writes</u>

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

7.7 <u>Data EEPROM Operation during Code</u> Protect

When the device is code protected, the CPU is able to read and write unscrambled data to the Data EEPROM.

For ROM devices, there are two code protection bits (Section 8.1). One for the ROM program memory and one for the Data EEPROM memory.

TABLE 7-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
08h	EEDATA	EEPROM data register								xxxx xxxx	uuuu uuuu
09h	EEADR	EEPROM address register								xxxx xxxx	uuuu uuuu
88h	EECON1	_	_	_	EEIF	WRERR	WREN	WR	RD	0 x000	0 q000
89h	EECON2	EEPROM control register 2									

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by Data EEPROM.

NOTES:

8.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC16F8X has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- · OSC Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection
- · ID locations
- · In-circuit serial programming

The PIC16F8X has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. This design keeps the device in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode offers a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer time-out or through an interrupt. Several oscillator options are provided to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select the various options.

8.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

Address 2007h is beyond the user program memory space and it belongs to the special test/configuration memory space (2000h - 3FFFh). This space can only be accessed during programming.

FIGURE 8-1: CONFIGURATION WORD - PIC16CR83 AND PIC16CR84

R/P-u R-u СР СР СР СР DP СР СР PWRTE | WDTE | FOSC1 | FOSC0 CP CP CP bit13 bit0 R = Readable bit P = Programmable bit - n = Value at POR reset u = unchanged bit 13:8 CP: Program Memory Code Protection bit 1 = Code protection off 0 = Program memory is code protected **DP**: Data Memory Code Protection bit bit 7 1 = Code protection off 0 = Data memory is code protected bit 6:4 CP: Program Memory Code Protection bit 1 = Code protection off 0 = Program memory is code protected bit 3 **PWRTE**: Power-up Timer Enable bit 1 = Power-up timer is disabled 0 = Power-up timer is enabled WDTE: Watchdog Timer Enable bit bit 2 1 = WDT enabled 0 = WDT disabled bit 1:0 FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

FIGURE 8-2: CONFIGURATION WORD - PIC16F83 AND PIC16F84

R/P-u CP CP CP CP CP CP CP CP **PWRTE** WDTE FOSC1 FOSC0 bit13 bit0 = Readable bit = Programmable bit - n = Value at POR reset u = unchanged bit 13:4 CP: Code Protection bit 1 = Code protection off 0 = All memory is code protected **PWRTE**: Power-up Timer Enable bit bit 3 1 = Power-up timer is disabled 0 = Power-up timer is enabled bit 2 WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1:0 FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

8.2 <u>Oscillator Configurations</u>

8.2.1 OSCILLATOR TYPES


The PIC16F8X can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power CrystalXT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

8.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 8-3).

FIGURE 8-3: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP OSC
CONFIGURATION)



Note1: See Table 8-1 for recommended values of C1 and C2.

- A series resistor (RS) may be required for AT strip cut crystals.
- 3: RF varies with the crystal chosen.

The PIC16F8X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 8-4).

FIGURE 8-4: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 8-1: PIC16F83/CR83/F84/CR84
CAPACITOR SELECTION
FOR CERAMIC RESONATORS

Ranges Tested:						
Мо	de	Freq	OSC1/C1	OSC2/C2		
Х	T	455 kHz	47 - 100 pF	47-100 pF		
		2.0 MHz	15 - 33 pF	15 € 33 pF		
		4.0 MHz	15 - 33 pF	15,-33 pF		
Н	S	8.0 MHz	15 - 33 pF	15 - 33 pF		
		10.0 MHz	15-33 DF	15 - 33 pF		
Note:		nmended value ranges tested t		are identical		
		r capacitance in				
	oscillator but also increases the start-up time.					
	These values are for design guidance only. Since					
	each resonator has its own characteristics, the user					
		f¢onsult∕the res				
	approj	oriate values of	external compo	nents.		

711	\ \ \ /						
Resonators Tested:							
455 kH2	Panasonic EFO-A455K04B	± 0.3%					
2.0 MHz	Murata Erie CSA2.00MG	± 0.5%					
4.0 MHz	Murata Erie CSA4.00MG	± 0.5%					
8.0 MHz	Murata Erie CSA8.00MT	± 0.5%					
10.0 MHz	Murata Erie CSA10.00MTZ	± 0.5%					
None of the resonators had built-in capacitors.							

TABLE 8-2: PIC16F83/CR83/F84/CR84
CAPACITOR SELECTION
FOR CRYSTAL OSCILLATOR

Mode	Freq	OSC1/C1	OSC2/C2
LP	32 kHz	68 - 100 pF	68 - 100 0F
	200 kHz	15 - 33 pF	15 - 23 pF
XT	100 kHz	100 - 150 pF	100 - 150 pF
	2 MHz	15 - 33 pF	15 - 33 pF
	4 MHz	15 - 33 pF /	15 - 33 pF
HS	4 MHz	15 - 33 pF	15 - 33 pF
	10 MHz	15 - 33 pF	15 - 33 pF

Note: Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

For VQD > 4.5V, C1 = C2 ≈ 30 pF is recommended.

Crystals Tested:

Epson C-001R32.768K-A	± 20 PPM
Epson C-2 100.00 KC-P	± 20 PPM
STD XTL 200.000 KHz	± 20 PPM
ECS ECS-10-13-2	± 50 PPM
ECS ECS-20-S-2	± 50 PPM
ECS ECS-40-S-4	± 50 PPM
ECS ECS-100-S-4	± 50 PPM
	Epson C-2 100.00 KC-P STD XTL 200.000 KHz ECS ECS-10-13-2 ECS ECS-20-S-2 ECS ECS-40-S-4

8.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits are available; one with series resonance, and one with parallel resonance.

Figure 8-5 shows a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 8-5: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 8-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift. The 330 $k\Omega$ resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 8-6: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT



8.2.4 RC OSCILLATOR

For timing insensitive applications the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) values, capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types also affects the oscillation frequency, especially for low Cext values. The user needs to take into account variation due to tolerance of the external R and C components. Figure 8-7 shows how an R/C combination is connected to the PIC16F8X. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., $1 \text{ M}\Omega$), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 5 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With little or no external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See the electrical specification section for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance has a greater affect on RC frequency).

See the electrical specification section for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-2 for waveform).

FIGURE 8-7: RC OSCILLATOR MODE



Note: When the device oscillator is in RC mode, do not drive the OSC1 pin with an external clock or you may damage the device.

8.3 Reset

The PIC16F8X differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)

Figure 8-8 shows a simplified block diagram of the on-chip reset circuit. The MCLR reset path has a noise filter to ignore small pulses. The electrical specifications state the pulse width requirements for the MCLR

Some registers are not affected in any reset condition; their status is unknown on a POR reset and unchanged in any other reset. Most other registers are reset to a "reset state" on POR, MCLR or WDT reset during normal operation and on MCLR reset during SLEEP. They are not affected by a WDT reset during SLEEP, since this reset is viewed as the resumption of normal operation.

Table 8-3 gives a description of reset conditions for the program counter (PC) and the STATUS register. Table 8-4 gives a full description of reset states for all registers.

The TO and PD bits are set or cleared differently in different reset situations (Section 8.7). These bits are used in software to determine the nature of the reset.

SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT **FIGURE 8-8:**




TABLE 8-3: RESET CONDITION FOR PROGRAM COUNTER AND THE STATUS REGISTER

Condition	Program Counter	STATUS Register
Power-on Reset	000h	0001 1xxx
MCLR Reset during normal operation	000h	000u uuuu
MCLR Reset during SLEEP	000h	0001 0uuu
WDT Reset (during normal operation)	000h	0000 1uuu
WDT Wake-up	PC + 1	uuu0 0uuu
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu

Legend: u = unchanged, x = unknown.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 8-4: RESET CONDITIONS FOR ALL REGISTERS

Register	Address	Power-on Reset	MCLR Reset during: - normal operation - SLEEP WDT Reset during normal operation	Wake-up from SLEEP: - through interrupt - through WDT Time-out
W	_	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	00h			
TMR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h	0000h	0000h	PC + 1 ⁽²⁾
STATUS	03h	0001 1xxx	000q quuu ⁽³⁾	uuuq quuu ⁽³⁾
FSR	04h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	05h	x xxxx	u uuuu	u uuuu
PORTB	06h	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEDATA	08h	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEADR	09h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾
INDF	80h			
OPTION	81h	1111 1111	1111 1111	uuuu uuuu
PCL	82h	0000h	0000h	PC + 1
STATUS	83h	0001 1xxx	000q quuu ⁽³⁾	uuuq quuu ⁽³⁾
FSR	84h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TRISA	85h	1 1111	1 1111	u uuuu
TRISB	86h	1111 1111	1111 1111	uuuu uuuu
EECON1	88h	0 x000	0 q000	0 uuuu
EECON2	89h			
PCLATH	8Ah	0 0000	0 0000	u uuuu
INTCON	8Bh	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾

Legend: u= unchanged, x= unknown, -= unimplemented bit read as '0', q= value depends on condition.

Note 1: One or more bits in INTCON will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- 3: Table 8-3 lists the reset value for each specific condition.

8.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD must be met for this to operate properly. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be meet to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting."

The POR circuit does not produce an internal reset when VDD declines.

8.5 Power-up Timer (PWRT)

The Power-up Timer (PWRT) provides a fixed 72 ms nominal time-out (TPWRT) from POR (Figure 8-10, Figure 8-11, Figure 8-12 and Figure 8-13). The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level (Possible exception shown in Figure 8-13).

A configuration bit, PWRTE, can enable/disable the PWRT. See either Figure 8-1 or Figure 8-2 for the operation of the PWRTE bit for a particular device.

The power-up time delay TPWRT will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.


8.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle delay (from OSC1 input) after the PWRT delay ends (Figure 8-10, Figure 8-11, Figure 8-12 and Figure 8-13). This ensures the crystal oscillator or resonator has started and stabilized.

The OST time-out (Tost) is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

When VDD rises very slowly, it is possible that the TPWRT time-out and Tost time-out will expire before VDD has reached its final value. In this case (Figure 8-13), an external power-on reset circuit may be necessary (Figure 8-9).

FIGURE 8-9: EXTERNAL POWER-ON
RESET CIRCUIT (FOR SLOW
VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if VDD power-up rate is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that voltage drop across R does not exceed 0.2V (max leakage current spec on \overline{MCLR} pin is 5 μ A). A larger voltage drop will degrade VIH level on the \overline{MCLR} pin.
 - 3: R1 = 100Ω to 1 k Ω will limit any current flowing into \overline{MCLR} from external capacitor C in the event of an \overline{MCLR} pin breakdown due to ESD or EOS.

FIGURE 8-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




FIGURE 8-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 8-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME





FIGURE 8-13: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISETIME



8.7 <u>Time-out Sequence and Power-down</u> Status Bits (TO/PD)

On power-up (Figure 8-10, Figure 8-11, Figure 8-12 and Figure 8-13) the time-out sequence is as follows: First PWRT time-out is invoked after a POR has expired. Then the OST is activated. The total time-out will vary based on oscillator configuration and PWRTE configuration bit status. For example, in RC mode with the PWRT disabled, there will be no time-out at all.

TABLE 8-5: TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Powe	Wake-up	
Configuration	PWRT Enabled		
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	1024Tosc
RC	72 ms	_	_

Since the time-outs occur from the POR reset pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then bringing $\overline{\text{MCLR}}$ high, execution will begin immediately (Figure 8-10). This is useful for testing purposes or to synchronize more than one PIC16F8X device when operating in parallel.

Table 8-6 shows the significance of the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits. Table 8-3 lists the reset conditions for some special registers, while Table 8-4 lists the reset conditions for all the registers.

TABLE 8-6: STATUS BITS AND THEIR SIGNIFICANCE

TO	PD	Condition			
1	1	Power-on Reset			
0	х	Illegal, TO is set on POR			
х	0	Illegal, PD is set on POR			
0	1	WDT Reset (during normal operation)			
0	0	WDT Wake-up			
1	1	MCLR Reset during normal operation			
1	0	MCLR Reset during SLEEP or interrupt			
		wake-up from SLEEP			

8.8 Reset on Brown-Out

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.

To reset a PIC16F8X device when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 8-14 and Figure 8-15.

FIGURE 8-14: BROWN-OUT PROTECTION CIRCUIT 1





FIGURE 8-15: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

8.9 <u>Interrupts</u>

The PIC16F8X has 4 sources of interrupt:

- External interrupt RB0/INT pin
- · TMR0 overflow interrupt
- PORTB change interrupts (pins RB7:RB4)
- · Data EEPROM write complete interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also contains the individual and global interrupt enable bits.

The global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. Bit GIE is cleared on reset.


The "return from interrupt" instruction, RETFIE, exits interrupt routine as well as sets the GIE bit, which re-enable interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.


When an interrupt is responded to; the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. For external interrupt events, such as the RB0/INT pin or PORTB change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 8-17). The latency is the same for both one and two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

FIGURE 8-16: INTERRUPT LOGIC







8.9.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing control bit INTE (INTCON<4>). Flag bit INTF must be cleared in software via the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake the processor from SLEEP (Section 8.12) only if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether the processor branches to the interrupt vector following wake-up.

8.9.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in TMR0 will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (Section 6.0).

8.9.3 PORT RB INTERRUPT

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<3>) (Section 5.2).

Note 1: For a change on the I/O pin to be recognized, the pulse width must be at least TCY wide.

8.10 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users wish to save key register values during an interrupt (e.g., W register and STATUS register). This is implemented in software.

Example 8-1 stores and restores the STATUS and W register's values. The User defined registers, W_TEMP and STATUS_TEMP are the temporary storage locations for the W and STATUS registers values.

Example 8-1 does the following:

- a) Stores the W register.
- b) Stores the STATUS register in STATUS_TEMP.
- c) Executes the Interrupt Service Routine code.
- d) Restores the STATUS (and bank select bit) register.
- e) Restores the W register.

EXAMPLE 8-1: SAVING STATUS AND W REGISTERS IN RAM

```
PUSH
      MOVWF
               W_TEMP
                               ; Copy W to TEMP register,
       SWAPF
               STATUS, W
                               ; Swap status to be saved into W
       MOVWF
               STATUS_TEMP
                               ; Save status to STATUS_TEMP register
ISR
                               ; Interrupt Service Routine
                                  should configure Bank as required
POP
               STATUS_TEMP, W ; Swap nibbles in STATUS_TEMP register
       SWAPF
                               ; and place result into W
       MOVWF
               STATUS
                               ; Move W into STATUS register
                                   (sets bank to original state)
       SWAPF
               W_TEMP, F
                               ; Swap nibbles in W_TEMP and place result in W_TEMP
       SWAPF
               W_TEMP, W
                               ; Swap nibbles in W\_TEMP and place result into W
```

8.11 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT Wake-up causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming configuration bit WDTE as a '0' (Section 8.1).

8.11.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to

part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out and generating a device RESET condition.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a WDT time-out.

8.11.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

FIGURE 8-18: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 8-7: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
2007h	Config. bits	(2)	(2)	(2)	(2)	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0	(2)	
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown. Shaded cells are not used by the WDT.

Note 1: See Figure 8-1 and Figure 8-2 for operation of the PWRTE bit.

2: See Figure 8-1, Figure 8-2 and Section 8.13 for operation of the Code and Data protection bits.

8.12 Power-down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (Wake-up from SLEEP).

8.12.1 SLEEP

The Power-down mode is entered by executing the SLEEP instruction.

If enabled, the Watchdog Timer is cleared (but keeps running), the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} bit (STATUS<4>) is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For the lowest current consumption in SLEEP mode, place all I/O pins at either at VDD or Vss, with no external circuitry drawing current from the I/O pins, and disable external clocks. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

It should be noted that a RESET generated by a WDT time-out does not drive the MCLR pin low.

8.12.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:


- External reset input on MCLR pin.
- 2. WDT Wake-up (if WDT was enabled).
- Interrupt from RB0/INT pin, RB port change, or data EEPROM write complete.

Peripherals cannot generate interrupts during SLEEP, since no on-chip Q clocks are present.

The first event (\overline{MCLR} reset) will cause a device reset. The two latter events are considered a continuation of program execution. The \overline{TO} and \overline{PD} bits can be used to determine the cause of a device reset. The \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked. The \overline{TO} bit is cleared if a WDT time-out occurred (and caused wake-up).

While the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.





Note 1: XT, HS or LP oscillator mode assumed.

- 2: Tost = 1024Tosc (drawing not to scale) This delay will not be there for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

8.12.3 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

8.13 <u>Program Verification/Code Protection</u>

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting widowed devices.

8.14 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations to store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable only during program/verify. Only the 4 least significant bits of ID location are usable.

For ROM devices, these values are submitted along with the ROM code.


8.15 <u>In-Circuit Serial Programming</u>

PIC16F8X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. Customers can manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product, allowing the most recent firmware or custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low, while raising the $\overline{\text{MCLR}}$ pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) points to location 00h. A 6-bit command is then supplied to the device, 14-bits of program data is then supplied to or from the device, using load or read-type instructions. For complete details of serial programming, please refer to the PIC16CXX Programming Specifications (Literature #DS30189).

FIGURE 8-20: TYPICAL IN-SYSTEM SERIAL PROGRAMMING CONNECTION



For ROM devices, both the program memory and Data EEPROM memory may be read, but only the Data EEPROM memory may be programmed.

NOTES:

9.0 INSTRUCTION SET SUMMARY

Each PIC16FXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16FXX instruction set summary in Table 9-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 9-1 shows the opcode field descriptions.

Byte-oriented instructions: 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in the file register specified by the instruction.

Bit-oriented instructions: 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

Literal and control operations: 'k' represents an eight or eleven bit constant or literal value.

TABLE 9-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination (Either the W register or the specified register file location)
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented
- · Bit-oriented
- Literal and control

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. The execution takes two instruction cycles with the second cycle executed as a NOP. Each cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . The instruction execution time is 2 μs for program branches.

Table 9-2 lists the instructions recognized by Microchip's assembler (MPASM).

Figure 9-1 shows the three general formats of instructions.

Note: To maintain upward compatibility with future PIC16FXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 9-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 9-2: INSTRUCTION SET SUMMARY

Mnemonic,	ı	Description	Cycles		14-Bit	Opcode	е	Status	Notes
Operands				MSb			LSb	Affected	
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	0011	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff	None	1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff	None	1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff	None	
NOP	-	No Operation	1	00	0000	0xx0	0000	None	
RLF	f, d	Rotate left f through carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate right f through carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	None	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIEN	NTED F	FILE REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff	None	1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff	None	1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff	None	3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff	None	3
LITERAL A	ND CO	NTROL OPERATIONS							
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk	None	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk	None	
RETFIE	-	Return from interrupt	2	00	0000	0000	1001	None	
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk	None	
RETURN	-	Return from subroutine	2	00	0000	0000	1000	None	
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
		1		1					

Note 1: When an I/O register is modified as a function of itself (i.e., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the TMR0.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

9.1 <u>Instruction Descriptions</u>

ADDLW	Add Literal and W					
Syntax:	[label] ADDLW k					
Operands:	$0 \le k \le 255$					
Operation:	$(W) + k \to (W)$					
Status Affected:	C, DC, Z					
Encoding:	11 111x kkkk kkkk					
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed back in the W register.					
Words:	1					
Cycles:	1					
Example	ADDLW 0x15					
	Before Instruction $W = 0x10$ After Instruction $W = 0x25$					

ANDLW	AND Literal with W		
Syntax:	[label] ANDLW k		
Operands:	$0 \le k \le 255$		
Operation:	(W) .AND. (k) \rightarrow (W)		
Status Affected:	Z		
Encoding:	11 1001 kkkk kkkk		
Description:	The contents of W register is AND'ed with the eight bit literal 'k'. The result is placed back in the W register.		
Words:	1		
Cycles:	1		
Example	ANDLW 0x5F		
	Before Instruction W = 0xA3 After Instruction W = 0x03		

Syntax:	[label] ADDWF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	$(W) + (f) \to (dest)$			
Status Affected:	C, DC, Z			
Encoding:	00 0111 dfff ff	f		
Description:	Add the contents of the W register register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Example	ADDWF FSR, 0			
	Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0xD9			

FSR = 0xC2

Add W and f

ADDWF

ANDWF	AND W v	vith f		
Syntax:	[label] A	ANDWF	f,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27		
Operation:	(W) .AND	$D.\;(f)\to($	dest)	
Status Affected:	Z			
Encoding:	00	0101	dfff	ffff
Description:	'd' is 0 the register. It back in reg	result is fiding 1	with regis stored in the ne result is	ne W
Words:	1			
Cycles:	1			
Example	ANDWF	FSR,	1	
	After Inst	W = FSR =	0x17 0xC2 0x17 0x02	

BCF	Bit Clear	f		
Syntax:	[label] BCF f,b			
Operands:	$0 \le f \le 127$ $0 \le b \le 7$			
Operation:	$0 \rightarrow (f < b >)$			
Status Affected:	None			
Encoding:	01	00bb	bfff	ffff
Description:	Bit 'b' in re	gister 'f' is	s cleared.	
Words:	1			
Cycles:	1			
Example	BCF	FLAG_	REG,7	
	After Inst	FLAG_RE	EG = 0xC7 EG = 0x47	

BTFSC	Bit Test 1	, Skip if C	lear	
Syntax:	[label] [[label] BTFSC f,b		
Operands:	$0 \le f \le 12$ $0 \le b \le 7$	27		
Operation:	skip if (f<	b >) = 0		
Status Affected:	None			
Encoding:	01	10bb	bfff	ffff
Description:	instruction If bit 'b' is fetched du execution	register 'f' is skipped. 0 then the ruring the curing the curis discarded instead, ma	next instruerrent instru d, and a N	ction uction IOP is
Words:	1			
Cycles:	1(2)			
Example	HERE FALSE TRUE		FLAG,1 PROCESS_	_CODE
	After Inst	PC = a	-	HERE
		if FLAG<1> PC=addres if FLAG<1>	s ⊤ =1,	TRUE
		PC=addres	S F	FALSE

Bit Set f			
[label] BSF f,b			
$0 \le f \le 127$ $0 \le b \le 7$			
$1 \rightarrow (f < b >)$			
None			
01	01bb	bfff	ffff
Bit 'b' in register 'f' is set.			
1			
1			
BSF	FLAG_R	EG, 7	
	0		٨
		EG= 0x8 <i>A</i>	٨
	[label] E $0 \le f \le 12$ $0 \le b \le 7$ $1 \rightarrow (f < b:$ None 01 Bit 'b' in re 1 1 BSF Before In	[label] BSF f,b $0 \le f \le 127$ $0 \le b \le 7$ $1 \to (f < b >)$ None 01 $01bb$ Bit 'b' in register 'f' is 1 $0 \le f \le 127$ $1 \le f $	[label] BSF f,b $0 \le f \le 127$ $0 \le b \le 7$ $1 \rightarrow (f < b >)$ None 01 $01bb$ $bfff$ Bit 'b' in register 'f' is set. 1 BSF $FLAG_REG$, 7 Before Instruction $FLAG_REG = 0x0A$

BTFSS Bit Test f, skip if Set [label] BTFSS f,b Syntax: Operands: $0 \le f \le 127$ $0 \le b < 7$ Operation: skip if (f < b >) = 1Status Affected: None Encoding: 11bb bfff ffff If bit 'b' in register 'f' is 1 then the next Description: instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2 cycle instruction. Words: Cycles: 1(2) Example HERE BTFSC FLAG,1 PROCESS_CODE FALSE GOTO TRUE Before Instruction PC = address HERE After Instruction if FLAG<1>=0, PC=address FALSE if FLAG<1>=1,

PC=address

TRUE

CLRF Clear f Syntax: [label] CLRF f Operands: $0 \le f \le 127$ Operation: $00h \rightarrow (f)$ $1 \rightarrow Z$ Status Affected: Ζ Encoding: 00 0001 1fff ffff The contents of register 'f' are cleared Description: and the Z bit is set. Words: Cycles: 1 Example CLRF FLAG_REG Before Instruction FLAG_REG 0x5A After Instruction FLAG_REG 0x00 Ζ 1

CALL **Subroutine Call** Syntax: [label] CALL k $0 \le k \le 2047$ Operands: (PC)+ $1 \rightarrow TOS$. Operation: $k \rightarrow (PC<10:0>),$ $(PCLATH<4:3>) \rightarrow (PC<12:11>)$ Status Affected: None Encoding: 10 0kkk kkkk kkkk Description: Subroutine call. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction. Words: 1 Cycles: 2 Example HERE CALL THERE Before Instruction PC = Address HERE After Instruction PC Address THERE TOS = Address HERE

CLRW Clear W Register Syntax: [label] CLRW Operands: None Operation: $00h \rightarrow (W)$ $1 \rightarrow Z$ Status Affected: Ζ 0001 0000 Encoding: 00 0011 Description: W register is cleared. Zero bit (Z) is set. Words: 1 Cycles: 1 Example CLRW Before Instruction W = 0x5A After Instruction W 0x00 = Ζ

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	00h → WDT 0 → WDT prescaler, 1 → $\overline{\text{TO}}$ 1 → $\overline{\text{PD}}$
Status Affected:	TO, PD
Encoding:	00 0000 0110 0100
Description:	The CLRWDT instruction resets the watchdog timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.
Words:	1
Cycles:	1
Example	CLRWDT
	Before Instruction WDT counter = ? After Instruction
	WDT proceeds = 0x00
	$\frac{\text{WDT prescale}}{\text{TO}} = 0$
	PD = 1

DECF	Decremen	nt f			
Syntax:	[label] D	ECF f	,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$	•			
Operation:	$(f)-1\rightarrow (c)$	dest)			
Status Affected:	Z				
Encoding:	00	0011	dfi	Ef	ffff
Description:	Decrement result is storis 1 the result's	register red in th ılt is stor	'f'. If e W i ed ba	'd' is (regista ack in) the er. If 'd' register
Words:	1				
Cycles:	1				
Example	DECF	CNT,	1		
	Z After Instru	:NT uction :NT	= = = =	0x01 0 0x00 1	

COMF	Compler	ment f			
Syntax:	[label]	COMF	f,d		
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27			
Operation:	$(\overline{f}) \rightarrow ($	dest)			
Status Affected:	Z				
Encoding:	00	1001	dff	f	ffff
Description:	The conte mented. If W. If 'd' is register 'f'.	'd' is 0 the 1 the resu	e resu	ılt is s	tored in
Words:	1				
Cycles:	1				
Example	COMF	REG	31,0		
	Before In	REG1	= = = =	0x13 0x13 0xE0	3

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) $-1 \rightarrow$ (dest); skip if result = 0
Status Affected:	None
Encoding:	00 1011 dfff ffff
Description:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example	HERE DECFSZ CNT, 1 GOTO LOOP
	CONTINUE •
	•
	Before Instruction PC = addresshere After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0, PC = address HERE+1

GOTO	Go to ad	dress		
Syntax:	[label]	GOTO	k	
Operands:	$0 \le k \le 20$	047		
Operation:	$k \rightarrow (PC \leftarrow (PCLATH))$		→ (PC<12	2:11>)
Status Affected:	None			
Encoding:	10	1kkk	kkkk	kkkk
Description:	GOTO is an eleven bit into PC bit PC are load GOTO is a t	immediat ts <10:0>. aded from	e value is l The uppe PCLATH<	oaded r bits of :4:3>.
Words:	1			
Cycles:	2			
Example	GOTO TH	IERE		
	After Inst	ruction PC =	Address	THERE

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	None
Encoding:	00 1111 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •
	Before Instruction PC = addresshere After Instruction CNT = CNT + 1 if CNT = 0, PC = addressCONTINUE if CNT≠ 0, PC = addresshere +1

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Encoding:	00 1010 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example	INCF CNT, 1
	Before Instruction $ \begin{array}{ccc} CNT & = & 0xFF \\ Z & = & 0 \\ After Instruction \\ CNT & = & 0x00 \\ Z & = & 1 \\ \end{array} $

IORLW	Inclusive OR Literal with W
Syntax:	[label] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. (k) \rightarrow (W)
Status Affected:	Z
Encoding:	11 1000 kkkk kkkk
Description:	The contents of the W register are OR'ed to the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example	IORLW 0x35
	Before Instruction W = 0x9A After Instruction W = 0xBF

IORWF	Inclusive OR W with f				
Syntax:	[label]	IORWF	f,d		
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27			
Operation:	(W) .OR.	$(f) \rightarrow (V)$	/)		
Status Affected:	Z				
Encoding:	00	0100	dff	f	ffff
Description:	Inclusive 0 'f'. If 'd' is 'W register placed ba	0 the resu r. If 'd' is 1	lt is p the re	laced esult	in the
Words:	1				
Cycles:	1				
Example	IORWF		RESU.	LT,	0
	Before In	RESULT W	= =	0x13 0x91 0x13 0x93	

MOVF	Move f			
Syntax:	[label]	MOVF	f,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27		
Operation:	(f) \rightarrow (de	st)		
Status Affected:	Z			
Encoding:	00	1000	dfff	ffff
Description:	destination register. If register f in	n d. If $d = 0$ d = 1, the tself. $d = 1$	ister f is mo 0, destination de destination I is useful f atus flag Z	on is W on is file to test a
Words:	1			
Cycles:	1			
Example	MOVF	FSR,	0	
	After Inst		e in FSR re	egister

MOVLW	Move lite	eral to W	'	
Syntax:	[label]	MOVLW	/ k	
Operands:	$0 \le k \le 25$	55		
Operation:	$k \to (W)$			
Status Affected:	None			
Encoding:	11	00XX	kkkk	kkkk
Description:	The eight I register. The as 0's.			
Words:	1			
Cycles:	1			
Example	MOVLW	0x5A		
	After Inst	ruction W =	0x5A	

MOVWF	Move W	to f		
Syntax:	[label]	MOVWI	- f	
Operands:	$0 \le f \le 12$	7		
Operation:	$(W) \rightarrow (f)$			
Status Affected:	None			
Encoding:	00	0000	1fff	ffff
Description:	Move data	from W r	egister t	to register
Words:	1			
Cycles:	1			
Example	MOVWF	OPT	CION	
	After Inst	OPTION W	= 0x = 0x	FF 4F 4F

0x4F

NOP No Operation Syntax: [label] NOP Operands: None Operation: No operation Status Affected: None Encoding: 0000 0000 00 0xx0Description: No operation. Words: 1 Cycles: 1 Example NOP


RETFIE	Return from Interrupt			
Syntax:	[label]	RETFIE		
Operands:	None			
Operation:	$TOS \to ($ $1 \to GIE$	PC),		
Status Affected:	None			
Encoding:	00	0000	0000	1001
Description:	The Stack (TOS) is lo are enable Interrupt E cycle instr	paded into ed by setti Enable bit.	the PC. In ng the Glo	terrupts bal
Words:	1			
Cycles:	2			
Example	RETFIE			
		rrupt PC = GIE =	TOS 1	

OPTION	Load Op	tion Reg	gister	
Syntax:	[label]	OPTION	١	
Operands:	None			
Operation:	$(W) \rightarrow O$	PTION		
Status Affected:	None			
Encoding:	00	0000	0110	0010
Description: Words:	The contelloaded in tinstruction patibility with Since OPT register, thit.	the OPTIC is suppor ith PIC16 IION is a	DN registe rted for cod C5X produ readable/v	r. This de com- ucts. vritable
	•			
Cycles: Example	1			
future	intain up PIC16FX struction	X produ	-	-

RETLW	Return Literal to W
Syntax:	[label] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W),$ TOS $\rightarrow (PC)$
Status Affected:	None
Encoding:	11 01xx kkkk kkkk
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.
Words:	1
Cycles:	2
Example	CALL TABLE ;W contains table ;offset value • ;W now has table value •
TABLE	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;
	RETLW kn ;End of table
	Before Instruction W = 0x07 After Instruction
	W = value of k7

RETURN	Return from Subroutine			
Syntax:	[label]	RETUR	N	
Operands:	None			
Operation:	$TOS \to (F$	PC)		
Status Affected:	None			
Encoding:	00	0000	0000	1000
Description:	Return from popped an loaded into is a two cy	d the Top the prog	of Stack (ram count	TOS) is
Words:	1			
Cycles:	2			
Example	RETURN			
	After Inte	rrupt PC =	TOS	

RRF	Rotate Ri	ight f th	roug	gh Ca	ırry
Syntax:	[label]	RRF f	,d		
Operands:	$0 \le f \le 12$ $d \in [0,1]$	7			
Operation:	See desci	ription b	elow	′	
Status Affected:	С				
Encoding:	00	1100	dff	E£	ffff
Description:	The conter one bit to the Flag. If 'd' is W register. back in regis	he right the of the results of the right of the	hroug sult is	gh the place	Carry ed in the
	C	-	Regis	ter f	
Words:	1				
Cycles:	1				
Example	RRF		REG1	,0	
	After Instr	REG1	= = = = =	1110 0 1110 0111	0110



SLEEP	Go into Standby Mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	00h → WDT, 0 → WDT prescaler 1 → \overline{TO} , 0 → \overline{PD}
Status Affected:	TO, PD
Encoding:	00 0000 0110 0011
Description:	The power down status bit (PD) is cleared. Time-out status bit (TO) is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.
Words:	1
Cycles:	1
Example:	SLEEP

SUBLW	Subtract W from Literal	SUBWF	Subtract W from f
Syntax:	[label] SUBLW k	Syntax:	[label] SUBWF f,d
Operands:	$0 \le k \le 255$	Operands:	0 ≤ f ≤ 127
Operation:	$k - (W) \rightarrow (W)$		d ∈ [0,1]
Status Affected:	C, DC, Z	Operation:	$(f)-(W)\to (dest)$
Encoding:	11 110x kkkk kkkk	Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's	Encoding:	00 0010 dfff ffff
	complement method) from the eight bit literal 'k'. The result is placed in the W register.	Description:	Subtract (2's complement meth- odize W register from register 'f'. If 'd' is 0 the result is stored in
Words:	1		the W register. If 'd' is 1 the
Cycles:	1		result is stored back in register 'f'.
Example 1:	SUBLW 0x02	Words:	1
	Before Instruction	Cycles:	1
	W = 1 C = ?	Example 1:	SUBWF REG1,1
	After Instruction		Before Instruction
	W = 1		REG1 = 3
	C = 1; result is positive		W = 2 C = ?
Example 2:	Before Instruction		After Instruction
	W = 2 C = ?		REG1 = 1
	After Instruction		W = 2 C = 1; result is positive
	W = 0	Example 2:	Before Instruction
	C = 1; result is zero		REG1 = 2
Example 3:	Before Instruction		W = 2 C = ?
	W = 3 C = ?		After Instruction
	After Instruction		REG1 = 0
	W = FF		W = 2
	C = 0; result is negative		C = 1; result is zero
		Example 3:	Before Instruction
			REG1 = 1 W = 2
			C = ?
			After Instruction
			REG1 = FF
			W = 2 C = 0; result is negative

SWAPF	Swap f			
Syntax:	[label]	SWAPF	f,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$			
Operation:		ightarrow (dest<		
Status Affected:	None			
Encoding:	00	1110	dfff	ffff
Description:	register ' 0 the res	ult is plac	hange ed in V	d. If 'd' is V register. ced in reg-
Words:	1			
Cycles:	1			
Example	SWAP F	REG,	0	
	Before Instruction			
		REG1	=	0xA5
	After Ins	truction		
		REG1 W	=	0xA5 0x5A

XORLW	Exclusive OR Literal with W			
Syntax:	[label] XORLW k			
Operands:	$0 \le k \le 255$			
Operation:	(W) .XOR. $k \rightarrow (W)$			
Status Affected:	Z			
Encoding:	11 1010 kkkk	kkkk		
Description:	The contents of the W re are XOR'ed with the eight eral 'k'. The result is place the W register.	t bit lit-		
Words:	1			
Cycles:	1			
Example:	XORLW 0xAF			
	Before Instruction			
	W = 0xB5			
	After Instruction			
	W = 0x1A			

TRIS	Load TRI	S Regis	ter		
Syntax:	[label]	TRIS	f		
Operands:	$5 \le f \le 7$				
Operation:	$(W) \rightarrow TF$	RIS regis	ter (f)		
Status Affected:	None				
Encoding:	00	0000	0110	Offf	
Description:	The instruction compatibil ucts. Since able and wanted address the compatibility of the compa	ity with the e TRIS re vritable, th	e PIC16Cs gisters are	5X prod- e read-	
Words:	1				
Cycles:	1				
Example					
Note: To maintain upward compatibility with future PIC16FXX products, do not use this instruction.					

XORWF	Exclusive OR W w	ith f	
Syntax:	[label] XORWF	f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(W) .XOR. (f) \rightarrow (de	est)	
Status Affected:	Z		
Encoding:	00 0110	dfff ffff	
Description:	Exclusive OR the co W register with regi 0 the result is stored ister. If 'd' is 1 the re back in register 'f'.	ster 'f'. If 'd' is d in the W reg-	
Words:	1		
Cycles:	1		
Example	XORWF REG 1		
	Before Instruction		
	REG W	= 0xAF = 0xB5	
	After Instruction		
	REG W	= 0x1A = 0xB5	

10.0 DEVELOPMENT SUPPORT

10.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE® II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB-SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy logic development system (fuzzyTECH[®]–MP)

10.2 PICMASTER: High Performance Universal In-Circuit Emulator with MPLAB IDE

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB™ Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows® 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

10.3 <u>ICEPIC: Low-cost PIC16CXXX In-</u> Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from $286\text{-AT}^{\circledcirc}$ through PentiumTM based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

10.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC16C5X, PIC16CXXX, PIC17CXX and PIC14000 devices. It can also set configuration and code-protect bits in this mode.

10.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

10.6 <u>PICDEM-1 Low-Cost PIC16/17</u> Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

10.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

10.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features

include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals. PICDEM-3 will be available in the 3rd quarter of 1996.

10.9 MPLAB Integrated Development Environment Software

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- · Three operating modes
 - editor
 - emulator
 - simulator
- · A project manager
- · Customizable tool bar and key mapping
- · A status bar with project information
- · Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

10.10 <u>Assembler (MPASM)</u>

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allow full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

10.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

10.12 C Compiler (MPLAB-C)

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

10.13 <u>Fuzzy Logic Development System</u> (fuzzyTECH-MP)

fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP, edition for implementing more complex systems.

Both versions include Microchip's $fuzzyLAB^{\text{\tiny TM}}$ demonstration board for hands-on experience with fuzzy logic systems implementation.

10.14 <u>MP-DriveWay™ – Application Code</u> Generator

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

10.15 <u>SEEVAL® Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

10.16 <u>TrueGauge[®] Intelligent Battery</u> Management

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

10.17 <u>Keeloq® Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

TABLE 10-1: DEVELOPMENT TOOLS FROM MICROCHIP

סריסים		MPLAB™ C	MP-DriveWay	fuzzyTECH®-MP	*** PICMASTER®/	ICEPIC	****PRO MATE™	PICSTART® Lite	PICSTART® Plus
10120508 509	Integrated Development Environment	Complier	Applications Code Generator	Explorer/Edition Fuzzy Logic Dev. Tool	PICMASTER-CE In-Circuit Emulator	Low-Cost In-Circuit Emulator	II Universal Microchip Programmer	Offra Low-Cost Dev. Kit	Low-Cost Universal Dev. Kit
, ,	SW007002	SW006005	ı	I	EM167015/ EM167101	I	DV007003	I	DV003001
PIC14000	SW007002	SW006005	ı	I	EM147001/ EM147101	1	DV007003	I	DV003001
PIC16C52, 54, 54A, 55, 56, 57, 58A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167015/ EM167101	EM167201	DV007003	DV162003	DV003001
PIC16C554, 556, 558	SW007002	SW006005	I	DV005001/ DV005002	EM167033/ EM167113	i	DV007003	I	DV003001
PIC16C61	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167021/ N/A	EM167205	DV007003	DV162003	DV003001
PIC16C62, 62A, 64, 64A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167203	DV007003	DV162002	DV003001
PIC16C620, 621, 622	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167023/ EM167109	EM167202	DV007003	DV162003	DV003001
PIC16C63, 65, 65A, 73, 73A, 74, 74A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167204	DV007003	DV162002	DV003001
PIC16C642, 662*	SW007002	SW006005	1	I	EM167035/ EM167105	İ	DV007003	DV162002	DV003001
PIC16C71	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105	EM167205	DV007003	DV162003	DV003001
PIC16C710, 711	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105	I	DV007003	DV162003	DV003001
PIC16C72	SW007002	SW006005	SW006006	I	EM167025/ EM167103	I	DV007003	DV162002	DV003001
PIC16F83	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	1	DV007003	DV162003	DV003001
PIC16C84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	EM167206	DV007003	DV162003	DV003001
PIC16F84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	1	DV007003	DV162003	DV003001
PIC16C923, 924*	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167031/ EM167111	I	DV007003	ı	DV003001
PIC17C42, 42A, 43, 44	SW007002	SW006005	SW006006	DV005001/ DV005002	EM177007/ EM177107	I	DV007003	I	DV003001
*Contact Microchip Technology for availability date **MPLAB Integrated Development Environment includes MPASM Assembler	hnology for avail.	ability date	MPLAB-SIM Simulator and		***All PICMASTER and PICMA PRO MATE II programmer PRO MATE Socket modules: ordering guide for specific c	and PICMAST rogrammer st modules are or specific ord	II PICMASTER and PICMASTER-CE ordering pa PRO MATE II programmer RO MATE socket modules are ordered separately ordering guide for specific ordering part numbers	***All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer PRO MATE II programmer s****PRO MATE socket modules are ordered separately. See development systems ordering guide for specific ordering part numbers	lude ystems
Product	TRUEGAUGI	TRUEGAUGE® Developmer	ıt Kit	SEEVAL® Designers Kit	Hopping Code Security Programmer Kit	Security Prog		Hopping Code Security Eval/Demo Kit	ity Eval/Demo Kit
All 2 wire and 3 wire Serial EEPROM's		N/A		DV243001		N/A		N/A	
MTA11200B		DV114001		N/A		N/A		N/A	
HCS200, 300, 301 *		N/A		N/A		PG306001		DM303001	001

Applicable Devices F83 CR83 F84 CR84

11.0 ELECTRICAL CHARACTERISTICS FOR PIC16F83 AND PIC16F84


Absolute Maximum Ratings †

<u> </u>	
Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	
Voltage on MCLR with respect to Vss ⁽²⁾	0.3 to +14V
Voltage on any pin with respect to Vss (except VDD and MCLR)	
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	1 1
Maximum current into VDD pin	100 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	
Maximum current sunk by PORTA	80 mA
Maximum current sourced by PORTA	50 mA
Maximum current sunk by PORTB)150 mA
Maximum current sourced by PORTB	100 mA
Note 1: Power dissipation is calculated as follows: Pdis \neq VDD x NDD $\rightarrow \Sigma$ IOH) + Σ (I	

Note 1: Power dissipation is calculated as follows: Pdis \neq VDQ x (NQD \searrow IOH) + \sum {(VDD-VOH) x IOH} + \sum (VOI x IOL)

Note 2: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pip, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



Applicable Devices F83 CR83 F84 CR84

TABLE 11-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16F84-04 PIC16F83-04	PIC16F84-10 PIC16F83-10	PIC16LF84-04 PIC16LF83-04
RC	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 2.0V to 6.0V
	IDD: 4.5 mA max. at 5.5V IPD: 14 μA max. at 4V WDT dis	IDD: 1.8 mA typ. at 5.5V IPD: 1.0 μA typ. at 5.5V WDT dis	IDD: 4.5 mA max. at 5.5V IPD: 7.0 μA max. at 2V WDT dis
	Freq: 4.0 MHz max.	Freq: 40 MHz max.	Freq: 2.0 MHz max.
XT	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 2.0V to 6.0V
	IDD: 4.5 mA max. at 5.5V	IDD: 1.8 mA typ. at 5.5V	IDD: 4.5 mA max. at 5.5V
	IPD: 14 μA max. at 4V WDT dis Freq: 4.0 MHz max.	IPD: 1.0 μA typ. at 5.5V WDT dis Freq: 4.0 MHz max.	IPD: 7.0 μA max. at 2V WDT dis Freq: 2.0 MHz max.
HS	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	1104: 2.0 m i2 max.
	IDD: 4.5 mA typ. at 5.5V	IDD: 10 mA max. at 5.5V typ.	Do not wood of the control
	IPD: 1.0 μA typ. at 4.5V WDT dis	IPD: 1.0 μA typ. at 4.5V WDT dis	Do not use in HS mode
	Freq: 4.0 MHz max.	Freq: 10 MHz max.	
LP	VDD: 4.0V to 6.0V		Vp6: 2:0V to 6.0V
	IDD: 35 μA typ. at 32 kHz, 3.0V	Do not use in LP mode	IDD: 32 µA max. at 32 kHz, 3.0V
	IPD: 0.6 μA typ. at 3.0V WDT dis Freq: 200 kHz max.	\land	IPD:\

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

11.1 DC CHARACTERISTICS: PIC16F84, PIC16F83 (Commercial, Industrial)

	DC Characteristics Power Supply Pins				Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}\text{C} \le \text{TA} \le +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial)					
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
D001 D001A	VDD	Supply Voltage	4.0 4.5	_	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration			
D002	VDR	RAM Data Retention Voltage ⁽¹⁾	1.5 *	_	_	V	Device in SLEEP mode			
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power on Reset for details			
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.05*	_	_	V/ms	See section on Power-on Reset for details			
D010 D010A	IDD	Supply Current ⁽²⁾	_	1.8 7.3	4.5 10	mA mA	RC and XT osc configuration ⁽⁴⁾ Fosc = 4:0 MHz, VDD = 5.5V Fosc = 4:0 MHz, VDD = 5.5V (During Flash programming) HS osc configuration (PIC16F84-10)			
D013				5	10	mA	Fost = 10 MHz, VDD = 5.5V			
D020	IPD	Power-down Current ⁽³⁾	_	7.0	28	μÃ	VDD = A.0V, WDT enabled, industrial			
D021 D021A			_	1.0	14	μA μA	VDD = 4.0V, WDT disabled, commercial VDD = 4.0V, WDT disabled, industrial			

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC ose configuration, current through Rext is not included. The current through the resistor can be estimated by the formula. IR = VDD/2Rext (mA) with Rext in kOhm.



11.2 DC CHARACTERISTICS: PIC16LF84, PIC16LF83 (Commercial, Industrial)

	DC Characteristics Power Supply Pins			Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)					
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
D001	VDD	Supply Voltage	2.0		6.0	V	XT, RC, and LP osc configuration		
D002	VDR	RAM Data Retention Voltage ⁽¹⁾	1.5 *	1	_	V	Device in SLEEP mode		
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details		
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.05*		_	V/ms	See section on Power-on Reset for details		
	IDD	Supply Current ⁽²⁾					RC and XT osc configuration ⁽⁴⁾		
D010			—	1	4	mΑ	Fosc = 2.0 MHz, VDD = 5.5V		
D010A			_	7.3	10	mA	Fosc = 2.0 MHz, VDD = 5.5V (During Flash programming) LR osc configuration		
D014			_	15	32 <	/HA	Fosc = 32 kHz, VDD = 2.0V, WDT disabled		
D020	IPD	Power-down Current ⁽³⁾	_	3.0	16	μA	VDD = 2.0V, WDT enabled, industrial		
D021			-	0.4	X0,	μA	VDD = 2.0V, WDT disabled, commercial		
D021A			_	0.4	9.0	p.A `	VDD = 2.0V, WDT disabled, industrial		

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all loo measurements in active operation mode are:
 - OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - WICER = VDD, VVDT enabled/disabled as specified.
 - 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula R = VDD/2Rext (mA) with Rext in kOhm.

11.3 DC CHARACTERISTICS:

PIC16F84, PIC16F83 (Commercial, Industrial) PIC16LF84, PIC16LF83 (Commercial, Industrial)

DC Characteristics All Pins Except Power Supply Pins Standard Operating Conditions (unless otherwise stated)

Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)

Operating voltage VDD range as described in DC spec

Section 11.1 and Section 11.2.

Parameter							
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
		Input Low Voltage					
	VIL	I/O ports					_ \ \
D030		with TTL buffer	Vss	_	0.8		4.5 V ≤ VDD ≤ 5.5 V
D030A			Vss	_	0.16VDD		entire range ⁽⁴⁾
D031		with Schmitt Trigger buffer	Vss	_	0.2Vdd	V	entire range
D032		MCLR, RA4/T0CKI	Vss	_	0.2Vdd	V /	//) <u> </u>
D033		OSC1 (XT, HS and LP modes)(1)	Vss	_	0.3Vpd	V \	
D034		OSC1 (RC mode)	Vss	_	0.1VDD	V	
		Input High Voltage				,	
	ViH	I/O ports		_	\		, v
D040		with TTL buffer	2.4	_	\VDD \	\ V /	$4.5 $ $\checkmark \le VDD \le 5.5 $ \lor
D040A			0.48Vdd	_	/ VDD	\ V <	entire range ⁽⁴⁾
D041		with Schmitt Trigger buffer	0.45VDD	_	YQD/		entire range
D042		MCLR, RA4/T0CKI, OSC1	0.85 VDD	7 -	VDD	> V	
		(RC mode)		/ /		ľ	
D043		OSC1 (XT, HS and LP modes) ⁽¹⁾	0.7 VDD	+	VBD	V	
D050	VHYS	Hysteresis of	TBD	/-/	<u> </u>	V	
		Schmitt Trigger inputs			/		
D070	IPURB	PORTB weak pull-up current	50*	250*	400*	μΑ	VDD = 5.0V, VPIN = VSS
		Input Leakage Current ^(2,3)	1/1/1/	>			
D060	lı∟	I/O ports	$\setminus \angle \vee$	_	±1		Vss ≤ Vpin ≤ Vdd,
D004		MOLE BAATTOOK					Pin at hi-impedance
D061		MCLR, RA4/T0CKI	\rangle –		±5	P	Vss ≤ Vpin ≤ Vdd
D063		OSC1	V —	_	±5		Vss ≤ VPIN ≤ VDD, XT, HS and
		Output Voudelte s					LP osc configuration
D080	Vol	Output Low Voltage I/O pørts			0.6	V	loi - 9.5 m/ \/DD - 4.5\/
	VOL	OSC2/CLKOUT	_	_			IOL = 8.5 mA, VDD = 4.5V
D083			_		0.6	V	IOL = 1.6 mA, VDD = 4.5V
D000	\/ou/	Output High Voltage	\/pp.0.7			/	No. 2.0 m A 1/pp 4.51/
D090	Voh/		VDD-0.7	_	_		IOH = -3.0 mA, VDD = 4.5V
D092		08C2/CLKOUT	VDD-0.7	_	_	V	IOH = -1.3 mA, VDD = 4.5V

These parameters are characterized but not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. Do not drive the PIC16F8X with an external clock while the device is in RC mode, otherwise chip damage may result.

- 2: The eakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as coming out of the pin.
- 4: The user may use better of the two specs.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

11.4 DC CHARACTERISTICS: PIC16F84, PIC16F83 (Commercial, Industrial) PIC16LF84, PIC16F83 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated) DC Characteristics Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) -40°C \leq TA \leq +85°C (industrial) All Pins Except Operating voltage VDD range as described in DC spec Section 11.1 Power Supply Pins and Section 11.2. Parameter Sym Characteristic Min Typ† Max Units Conditions No. Capacitive Loading Specs on Output Pins D100 OSC2 pin In XT, HS and LP modes when Cosc₂ 15 external clock is used to drive OŞĆ1, D101 рF Cio All I/O pins and OSC2 50 (RC mode) Data EEPROM Memory D120 ΕD Endurance E/W 25°C at 5\ 1M 10M D121 VDRW VDD for read/write Vмім = Minimum operating VMIN 6.0 voltage m/s D122 TDEW Erase/Write cycle time 10 Program Flash Memory D130 EΡ Endurance 100 1000 E/W D131 VPR V_{DD} for read VMIN 6.0 VMIN = Minimum operating

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

4.5

D132

D133

VPEW

TPEW

VDD for erase/write

Erase/Write cycle time

voltage

5.5

TABLE 11-2: TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

Т					
F	Frequency		T	Time	
Low	ercase symbols (pp) and their meanings:	•			

	3		
pp			
2	to	os,osc	OSC1 \ \
ck	CLKOUT	ost	oscillator start-up timer
су	cycle time	pwrt	power-up timer
io	I/O port	rbt	RBx pins
inp	INT pin	t0	TOCKI //) L
mc	MCLR	wdt	watchdog timer

Uppercase symbols and their meanings:

S		
F	Fall	P Period
Н	High	R Rise
1	Invalid (Hi-impedance)	V Valid V
L	Low	Z High Impedance

FIGURE 11-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.





FIGURE 11-2: LOAD CONDITIONS



11.5 <u>Timing Diagrams and Specifications</u>

FIGURE 11-3: EXTERNAL CLOCK TIMING




TABLE 11-3: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter								
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
	Fosc	External CLKIN Frequency ⁽¹⁾	DC		2	_MHz	XT, RC osc	PIC16LF8X-04
			DC	_	4 (MHZ	XT, RC osc	PIC16F8X-04
			DC	_	10	MHZ	HS osc	PIC16F8X-10
			DC	_	^200	kHz	LP osc	PIC16LF8X-04
		Oscillator Frequency ⁽¹⁾	DC	}	2	MHz	RC osc	PIC16LF8X-04
			DC	$\langle \cdot \rangle$	4	MHz	RC osc	PIC16F8X-04
			0.1	$\overline{\ \ }$	2	√MHz	XT osc	PIC16LF8X-04
			0.1	$/ \neq)$	A	MHz	XT osc	PIC16F8X-04
			1.0	/ /	10	MHz	HS osc	PIC16F8X-10
			/DE	\-\	200	kHz	LP osc	PIC16LF8X-04
1 1	Tosc	External CLKIN Period ⁽¹⁾	500	$\backslash $	_	ns	XT, RC osc	PIC16LF8X-04
			250	$\setminus \succeq$	_	ns	XT, RC osc	PIC16F8X-04
			100	/ _	_	ns	HS osc	PIC16F8X-10
			5,0	_	_	μs	LP osc	PIC16LF8X-04
		Oscillator Period ⁽¹⁾	500	_	_	ns	RC osc	PIC16LF8X-04
			250	_	_	ns	RC osc	PIC16F8X-04
			500	_	10,000	ns	XT osc	PIC16LF8X-04
			250	_	10,000	ns	XT osc	PIC16F8X-04
			100	_	1,000	ns	HS osc	PIC16F8X-10
			5.0		_	μs	LP osc	PIC16LF8X-04
2	∕/cy/	Instruction Cycle Time ⁽¹⁾	0.4	4/Fosc	DC	μs		
3	Tosk	Clock in (OSC1) High or Low	60 *	_	_	ns	XT osc	PIC16LF8X-04
	TosH	Time V	50 *	_	_	ns	XT osc	PIC16F8X-04
	,) \	\downarrow	2.0 *	_	_	μs	LP osc	PIC16LF8X-04
	'	~	35 *		_	ns	HS osc	PIC16F8X-10
*	TosR,	Clock in (OSC1) Rise or Fall Time	25 *	_	_	ns	XT osc	PIC16F8X-04
\	TosF		50 *	_	_	ns	LP osc	PIC16LF8X-04
	<u> </u>		15 *	_	_	ns	HS osc	PIC16F8X-10

These parameters are characterized but no tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 11-4: CLKOUT AND I/O TIMING




TABLE 11-4: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Турт	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓	PIC16F8X		15	30 *	ns	Note 1
10A			PIC16LF8X	17	15	120 *	ns	Note 1
11	TosH2ckH	OSC1↑ to CLKOUT↑	PIC1@F8X		15	30 *	ns	Note 1
11A			PIC16LF8X	\ <u>\</u>	15	120 *	ns	Note 1
12	TckR	CLKOUT rise time	PIC16F8X \	<u> </u>	15	30 *	ns	Note 1
12A			P1C16LF8X \		15	100 *	ns	Note 1
13	TckF	CLKOUT fall time	PIC16F8X	_	15	30 *	ns	Note 1
13A			PIC16LF8X	_	15	100 *	ns	Note 1
14	TckL2ioV	CLKOUT ↓ to Port out v	valid	_	_	0.5Tcy +20 *	ns	Note 1
15	TioV2ckH	Port in valid before	PłC16F8X	0.30Tcy + 30 *	_	_	ns	Note 1
		etkonj√ /	PIC16LF8X	0.30Tcy + 80 *	_	_	ns	Note 1
16	TckH2iol	Port in hold after CLKO	UT ↑	0 *	_	_	ns	Note 1
17	TosH2ioV	OSC11 (Q1 cycle) to	PIC16F8X	_	_	125 *	ns	
		Port out valid	PIC16LF8X	_	-	250 *	ns	
18	TosH2iol	OSC11 (Q2 cycle) to Po (I/O in hold time)	ort input invalid	TBD	_	_	ns	
19	TioV2øsH	Port input valid to OSC (I/O in setup time)	1↑	TBD	_	_	ns	
20	TioR	Port output rise time	PIC16F8X	_	10	25 *	ns	
20A	·		PIC16LF8X	_	10	60 *	ns	
21	TioF	Port output fall time	PIC16F8X	_	10	25 *	ns	
21A			PIC16LF8X	_	10	60 *	ns	
22	Tinp	INT pin high	PIC16F8X	20 *	_		ns	
22A		or low time	PIC16LF8X	55 *	_	_	ns	
23	Trbp	RB7:RB4 change INT	PIC16F8X	Tosc §	_	_	ns	
23A		high or low time	PIC16LF8X	Tosc §	_	_	ns	

^{*} These parameters are characterized but not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

[§] By design

FIGURE 11-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




TABLE 11-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter							
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	1000*	_	_	ns	2.0V ≤ VDD ≤ 6.0V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7 *	18	33 *	ms	VDD = 5.0V
32	Tost	Oscillation Start-up Timer Period		1024Tosc		ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28 *	72	132 *	ms	VDD = 5.0V
34	Tioz	I/O-Hi-impedance from MCLR Low or reset	_	_	100 *	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.)

FIGURE 11-6: TIMERO CLOCK TIMINGS




TABLE 11-6: TIMERO CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Typt	Max	Units	Conditions
40	TtOH	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20 *		X	ns	
			With Prescaler	50 * 30 *	XV	1/	ns ns	$2.0V \le VDD \le 3.0V$ $3.0V \le VDD \le 6.0V$
41	TtOL	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20 *		/>/	ns	
			With Prescaler	50 * 20 *		_	ns ns	$2.0V \le VDD \le 3.0V$ $3.0V \le VDD \le 6.0V$
42	Tt0P	T0CKI Period		TCY+40 * N	>-		ns	N = prescale value (2, 4,, 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



PIC16F8X

Applicable Devices F83 CR83 F84 CR84

NOTES:

12.0 DC & AC CHARACTERISTICS GRAPHS/TABLES FOR PIC16F83 AND PIC16F84

NOT AVAILABLE AT THIS TIME.

© 1996 Microchip Technology Inc.

DS30430B-page 83

PIC16F8X

Applicable Devices F83 CR83 F84 CR84

NOTES:

13.0 ELECTRICAL CHARACTERISTICS FOR PIC16CR83 AND PIC16CR84


Absolute Maximum Ratings †

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3 to +7.5V
Voltage on MCLR with respect to Vss ⁽²⁾	0.3 to +14V
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.6V to (VDD + 0.6V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	150 mA
Maximum current into VDD pin	
Input clamp current, liκ (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA	80 mA
Maximum current sourced by PORTA	50 mA
Maximum current sourced by PORTA	150 mA
Maximum current sourced by PORTB	100 mA
Note 1: Power dissination is calculated as follows: Pdis + VDD x XDD 2 10H/ + 5	$\Sigma ((VDD-VOH) \times IOH) + \Sigma((VOL \times IOL))$

Note 1: Power dissipation is calculated as follows: Pdis \neq VDQ x (NQD $\setminus \Sigma$ IOH) + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL)

Note 2: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pip, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.




© 1996 Microchip Technology Inc.

TABLE 13-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16CR84-04	PIC16CR84-10	PIC16LCR84-04
	PIC16CR83-04	PIC16CR83-10	PIC16LCR83-04
RC	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 2.0V to 6.0V
	IDD: 4.5 mA max. at 5.5V	IDD: 1.8 mA typ. at 5.5V	IDD: 4.5 mA max. at 5.5V
	IPD: 14 µA max. at 4V WDT dis	IPD: 1.0 μA typ. at 5.5V WDT dis	IPD: 6.0 µA max. at 2V WDT dis
	Freq: 4.0 MHz max.	Freq: 40 MHz max.	Freq: 2.0 MHz max.
XT	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 2.0V to 6.0V
	IDD: 4.5 mA max. at 5.5V	IDD: 1.8 mA typ. at 5.5V	IDD: 4.5 mA max. at 5.5V
	IPD: 14 μA max. at 4V WDT dis	IPD: 1.0 μA typ. at 5.5V WDT dis	IPD: 6.0 μA max. at 2V WDT dis
	Freq: 4.0 MHz max.	Freq: 4.0 MHz max.	Freq: 2.0 MHz max.
HS	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	
	IDD: 4.5 mA typ. at 5.5V	IDD: 10 mA max. at 5.5V typ.	Do not use in HS mode
	IPD: 1.0 μA typ. at 4.5V WDT dis Freq: 4.0 MHz max.	IPD: 1.0 μA typ. at 4.5V WDT dis Freq: 10 MHz max.	
LP	VDD: 4.0V to 6.0V IDD: 35 μA typ. at 32 kHz, 3.0V IPD: 0.6 μA typ. at 3.0V WDT dis Freq: 200 kHz max.	Do not use in LP mode	Vpo: 2:0V to 6.0V IDD: 32 µA max. at 32 kHz, 3.0V IPD: 60 µA max. at 2V WDT dis Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.



13.1 DC CHARACTERISTICS: PIC16CR84, PIC16CR83 (Commercial, Industrial)

DC Charac Power Sup		S	Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)					
Parameter No.	Sym	Characteristic	Min	Тур†	Max		Conditions	
D001 D001A	VDD	Supply Voltage	4.0 4.5		6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration	
D002	VDR	RAM Data Retention Voltage ⁽¹⁾	1.5 *	_		V	Device in SLEEP mode	
D003	VPOR	VDD start voltage to ensure internal Poweron Reset signal	_	Vss	_	V	See section on Power on Reset for details	
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.05*	_		V/ms	See section on Power-on Reset for details	
D010 D010A	IDD	Supply Current ⁽²⁾	_	1.8 7.3	4.5 10	mA mA	RC and XT osc configuration ⁽⁴⁾ FOSC = 4:0 MHz, VDD = 5.5V FOSC = 4:0 MHz, VDD = 5.5V (During EEPROM programming) HS osc configuration (PIC16CR84-10)	
D013		(2)	_	5	10<	mA	Fost = 10 MHz, VDD = 5.5V	
D020 D021 D021A	IPD	Power-down Current ⁽³⁾	_ _ _	7.0 1.0 1.0	28 14 16	μA μA μA	VDD = ₹.0V, WDT enabled, industrial VDD = 4.0V, WDT disabled, commercial VDD = 4.0V, WDT disabled, industrial	

- * These parameters are characterized but not tested,
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC ose configuration, current through Rext is not included. The current through the resistor can be estimated by the formula. IR = VDD/2Rext (mA) with Rext in kOhm.



13.2 DC CHARACTERISTICS: PIC16LCR84, PIC16LCR83 (Commercial, Industrial)

DC Charac Power Sup			Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)					
Parameter No.	· · · · · · · · · · · · · · · · · ·		Min	Тур†	Max	Units	Conditions	
D001	VDD	Supply Voltage	2.0	_	6.0	V	XT, RC, and LP osc configuration	
D002	VDR	RAM Data Retention Voltage ⁽¹⁾	1.5 *	_	_	V	Device in SLEEP mode	
D003	VPOR	VDD start voltage to ensure internal Poweron Reset signal	_	Vss	_	V	See section on Power-on Reset for details	
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.05*	_	_	V/ms	See section on Power-on Reset for details	
D010	IDD	Supply Current ⁽²⁾	_	1	4	mA	RC and XT osc configuration ⁽⁴⁾ Fosc = 2.0 MHz, VDD = 5.5V	
D010A			_	7.3	10	mA	Fosc = 2.0 MHz, VDD = 5.5V (During EEPROM programming) LP osc configuration	
D014			_	15	32 <	THA.	Fosc = 32 kHz, VDD = 2.0V, WDT disabled	
D020 D021 D021A	IPD	Power-down Current ⁽³⁾	_ _ _	3.0 0.4 0.4	16 5.0 6.0	μΑ μΑ μΑ	VDD = 2.0V, WDT enabled, industrial VDD = 2.0V, WDT disabled, commercial VDD = 2.0V, WDT disabled, industrial	

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all No measurements in active operation mode are:
 - OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula /R = VDD/2Rext (mA) with Rext in kOhm.

13.3 DC CHARACTERISTICS:

PIC16CR84A, PIC16CR83 (Commercial, Industrial) PIC16LCR84, PIC16LCR83 (Commercial, Industrial)

DC Characteristics All Pins Except Power Supply Pins Standard Operating Conditions (unless otherwise stated)

Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) -40°C $\le TA \le +85^{\circ}C$ (industrial)

Operating voltage VDD range as described in DC spec

Section 13.1 and Section 13.2.								
Parameter		Observatoriation	B4:	T 4		11!	O a malitia ma	
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
		Input Low Voltage						
	VIL	I/O ports					_ \ \	
D030		with TTL buffer	Vss	_	0.8	V	4.5 V ≤ Vdd ≤ 5.5 V	
D030A			Vss	—	0.16VDD	V	entire range ⁽⁴⁾	
D031		with Schmitt Trigger buffer	Vss	_	0.2Vdd	V	entire range	
D032		MCLR, RA4/T0CKI	Vss	_	0.2Vdd	V /	//) \	
D033		OSC1 (XT, HS and LP modes)(1)	Vss	—	0.3Vdd	V \	$\langle \vee \wedge \rangle$	
D034		OSC1 (RC mode)	Vss	—	0.1VDD	V		
		Input High Voltage				,		
	VIH	I/O ports		_	\		, v	
D040		with TTL buffer	2.4	_	\VDD \	\ V /	$4.5 $ \checkmark \le VDD \le 5.5V	
D040A			0.48VDD	_	/ VDD	\ v<	entire range ⁽⁴⁾	
D041		with Schmitt Trigger buffer	0.45VDD		VQD/		entire range	
D042		MCLR, RA4/T0CKI, OSC1	0.85 VDD	/ 1	VDD	> V		
		(RC mode)				ľ		
D043		OSC1 (XT, HS and LP modes) ⁽¹⁾		+	VDD	V		
D050	VHYS	Hysteresis of	TBD	/-/	_	V		
		Schmitt Trigger inputs						
D070	IPURB	PORTB weak pull-up current	50*	250*	400*	μΑ	VDD = 5.0V, VPIN = VSS	
		Input Leakage Current ^(2,3)	1/1/	\backslash				
D060	lıL	I/O ports	$/ \nearrow \sim$	ĺ –	±1	μΑ	Vss ≤ VPIN ≤ VDD,	
		' '				•	Pin at hi-impedance	
D061		MCLR, RA4/T0¢KI	> -	_	±5	μΑ	Vss ≤ Vpin ≤ Vdd	
D063		OSC1	Y –	_	±5	μA	Vss ≤ VPIN ≤ VDD, XT, HS and	
							LP osc configuration	
		Output Low Voltage						
D080	Vol	I/O ports	_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V	
D083		OSC2/CLKOUT/	_	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V	
		Output High Voltage						
D090	VOH /	1/O ports ⁽³⁾	VDD-0.7	_	_	V	IOH = -3.0 mA, VDD = 4.5V	
D092	\ \	ØSC2/CLKØUT	VDD-0.7	—	-	V	IOH = -1.3 mA, VDD = 4.5V	

These parameters are characterized but not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. Do not drive the PIC16CR8X with an external clock while the device is in RC mode, otherwise chip damage may result.

- 2: The léakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as coming out of the pin.
- 4: The user may use better of the two specs.

[†] Data in Typ" solumn is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

D122

TDEW

Erase/Write cycle time

Applicable Devices F83 CR83 F84 CR84

13.4 DC CHARACTERISTICS: PIC16CR84A, PIC16CR83 (Commercial, Industrial) PIC16LCR84A, PIC16LCR83 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated) DC Characteristics Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) -40°C \leq TA \leq +85°C (industrial) All Pins Except **Power Supply Pins** Operating voltage VDD range as described in DC spec Section 13.1 and Section 13.2. Parameter Sym Characteristic Min Typ† Max Units Conditions No. **Capacitive Loading Specs** on Output Pins In XT, HS and LP modes when D100 OSC2 pin Cosc₂ 15 external clock is used to drive D101 Cio All I/O pins and OSC2 50 pF (RC mode) Data EEPROM Memory lΕD Endurance EXW 25°C at 54 D120 1M 10M D121 **V**DRW VDD for read/write VMIN 6.0 Vии *⇒*Minimum operating voltage

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

10

TABLE 13-2: TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

T				
F	Frequency	T	Time	
Lowercas	e symbols (pp) and their meanings:			

рр			\wedge
2	to	os,osc	OSC1 \
ck	CLKOUT	ost	oscillator start-up timer
су	cycle time	pwrt	power-up timer
io	I/O port	rbt	RBx pins
inp	INT pin	t0	TOCKI //) L
mc	MCLR	wdt	watchdog timer

Uppercase symbols and their meanings:

S		
F	Fall	P Period
Н	High	R Rise
1	Invalid (Hi-impedance)	V Valid V
L	Low	Z High Impedance

FIGURE 13-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.





FIGURE 13-2: LOAD CONDITIONS



13.5 <u>Timing Diagrams and Specifications</u>

FIGURE 13-3: EXTERNAL CLOCK TIMING




TABLE 13-3: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter								
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	\rightarrow
	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	2	√MHz	XT, RC osc	PIC16LCR8X-04
			DC	_	4 (MHz	XT, RC osc	PIC16CR8X-04
			DC	_	10	MHZ	HS osc	PIC16CR8X-10
			DC	_	^200	kHz	LP osc	PIC16LCR8X-04
		Oscillator Frequency ⁽¹⁾	DC		2	MHz	RC osc	PIC16LCR8X-04
			DC	$ $ \leftarrow $ $	4	MHz	RC osc	PIC16CR8X-04
			0.1	$\sqrt{-}$	2	MHz	XT osc	PIC16LCR8X-04
			0.1	/ +)	A	MHz	XT osc	PIC16CR8X-04
			1.0	/-/	10	MHz	HS osc	PIC16CR8X-10
			/b/c	\-\	200	kHz	LP osc	PIC16LCR8X-04
1	Tosc	External CLKIN Period ⁽¹⁾	500	$\langle \cdot \rangle$	_	ns	XT, RC osc	PIC16LCR8X-04
			250	$\setminus \underline{\vee}$	_	ns	XT, RC osc	PIC16CR8X-04
			100	/ _	_	ns	HS osc	PIC16CR8X-10
			5,0		_	μs	LP osc	PIC16LCR8X-04
		Oscillator Period ⁽¹⁾	500	_	_	ns	RC osc	PIC16LCR8X-04
			250	_	_	ns	RC osc	PIC16CR8X-04
			500	_	10,000	ns	XT osc	PIC16LCR8X-04
			250	_	10,000	ns	XT osc	PIC16CR8X-04
			100	_	1,000	ns	HS osc	PIC16CR8X-10
			5.0		_	μs	LP osc	PIC16LCR8X-04
2	7cy/	Instruction Cycle Time ⁽¹⁾	0.4	4/Fosc	DC	μs		
3	Zco <u>T</u>	Clock in (OSC1) High or Low	60 *	_	_	ns	XT osc	PIC16LCR8X-04
	TosH	Time V	50 *	_	_	ns	XT osc	PIC16CR8X-04
		\ >	2.0 *	_	_	μs	LP osc	PIC16LCR8X-04
		~	35 *	_	_	ns	HS osc	PIC16CR8X-10
* *	TosR,	Clock in (OSC1) Rise or Fall Time	25 *	_	_	ns	XT osc	PIC16CR8X-04
	TosF		50 *	_	_	ns	LP osc	PIC16LCR8X-04
	\vee		15 *	_	_	ns	HS osc	PIC16CR8X-10

These parameters are characterized but not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-4: CLKOUT AND I/O TIMING




TABLE 13-4: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Турт	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓	PIC16CR8X		<u></u>	30 *	ns	Note 1
10A			PIC16LCR8X	17	15	120 *	ns	Note 1
11	TosH2ckH	OSC1↑ to CLKOUT↑	PIC1@CR8X		15	30 *	ns	Note 1
11A			PIC16LCR8X	\ <u>\</u>	15	120 *	ns	Note 1
12	TckR	CLKOUT rise time	PIC16CR8X	\	15	30 *	ns	Note 1
12A			PIC16LCR8X	<i>></i> −	15	100 *	ns	Note 1
13	TckF	CLKOUT fall time	PIC16CR8X	_	15	30 *	ns	Note 1
13A			PIC16LCR8X	_	15	100 *	ns	Note 1
14	TckL2ioV	CLKOUT ↓ to Port out v	alid	_		0.5Tcy +20 *	ns	Note 1
15	TioV2ckH	Port in valid before	PYC16CR8X	0.30Tcy + 30 *	1		ns	Note 1
		¢[κου†↑ \	PIC16LCR8X	0.30Tcy + 80 *		_	ns	Note 1
16	TckH2iol	Port in hold after CLKO	UT ↑	0 *	_	_	ns	Note 1
17	TosH2ioV <	OSC11 (Q1 cycle) to	PIC16CR8X	_		125 *	ns	
		Port out valid	PIC16LCR8X	_		250 *	ns	
18	TosH2iol	OSC11 (Q2 cycle) to Po (I/O in hold time)	ort input invalid	TBD		_	ns	
19	TioV2øsH	Port input valid to OSC1 (I/O in setup time)	ı^	TBD	_	_	ns	
20	TioR	Port output rise time	PIC16CR8X	_	10	25 *	ns	
20A/			PIC16LCR8X	_	10	60 *	ns	
21	TioF	Port output fall time	PIC16CR8X	_	10	25 *	ns	
21A			PIC16LCR8X	_	10	60 *	ns	
22	Tinp	INT pin high	PIC16CR8X	20 *	_	_	ns	
22A		or low time	PIC16LCR8X	55 *		_	ns	
23	Trbp	RB7:RB4 change INT	PIC16CR8X	Tosc §	_	_	ns	
23A		high or low time	PIC16LCR8X	Tosc §	_	_	ns	

^{*} These parameters are characterized but not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

[§] By design

FIGURE 13-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




TABLE 13-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter							
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	1000 *	_	_	ns	2.0V ≤ VDD ≤ 6.0V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7 *	18	33 *	ms	VDD = 5.0V
32	Tost	Oscillation Start-up Timer Period		1024Tosc		ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28 *	72	132 *	ms	VDD = 5.0V
34	Tioz	I/O-Hi-impedance from MCLR Low or reset	l	_	100 *	ns	

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.)

FIGURE 13-6: TIMERO CLOCK TIMINGS




TABLE 13-6: TIMERO CLOCK REQUIREMENTS

Parameter	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
No.						\searrow	\angle	<u> </u>
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20 *	_	+	ns	
			With Prescaler	50 * (l — `	ns	2.0V ≤ VDD ≤ 3.0V
				30 *	1	_	Ys	3.0V ≤ VDD ≤ 6.0V
41	TtOL	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20 *\		/>/	ns	
			With Prescaler	50 *	_(_	ns	2.0V ≤ VDD ≤ 3.0V
				20*		_	ns	$3.0V \le VDD \le 6.0V$
42	Tt0P	T0CKI Period		TCY + 40 * N	>-	_	ns	N = prescale value (2, 4,, 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



PIC16F8X

Applicable Devices F83 CR83 F84 CR84

NOTES:

14.0 DC & AC CHARACTERISTICS GRAPHS/TABLES FOR PIC16CR83 AND PIC16CR84

NOT AVAILABLE AT THIS TIME.

© 1996 Microchip Technology Inc.

PIC16F8X


Applicable Devices F83 CR83 F84 CR84


NOTES:


15.0 PACKAGING INFORMATION

15.1 Package Marking Information










Legend: MMM	Microchip part number information
XXX	Customer specific information*
AA	Year code (last two digits of calendar year)
BB	Week code (week of January 1 is week '01')
С	Facility code of the plant at which wafer is manufactured
	C = Chandler, Arizona, U.S.A.,
	S = Tempe, Arizona, U.S.A.
D	Mask revision number
E	Assembly code of the plant or country of origin in which
	part was assembled
Note: In the eve	nt the full Microchip part number cannot be marked on one line,
it will be c	arried over to the next line thus limiting the number of available
characters	for customer specific information.

^{*} Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


© 1996 Microchip Technology Inc.

15.2 <u>18-Lead Plastic Dual In-line (PDIP) - 300 mil</u>



		Package Gro	oup: Plastic Dual	In-Line (PLA)			
		Millimeters		Inches			
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
Α	_	4.064		_	0.160		
A1	0.381	_		0.015	_		
A2	3.048	3.810		0.120	0.150		
В	0.355	0.559		0.014	0.022		
B1	1.524	1.524	Reference	0.060	0.060	Reference	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	22.479	23.495		0.885	0.925		
D1	20.320	20.320	Reference	0.800	0.800	Reference	
E	7.620	8.255		0.300	0.325		
E1	6.096	7.112		0.240	0.280		
e1	2.489	2.591	Typical	0.098	0.102	Typical	
eA	7.620	7.620	Reference	0.300	0.300	Reference	
eB	7.874	9.906		0.310	0.390		
L	3.048	3.556		0.120	0.140		
N	18	18		18	18		
S	0.889	_		0.035	_		
S1	0.127	_		0.005	_		

15.3 <u>18-Lead Plastic Surface Mount (SOIC) - 300 mil</u>



		Package	Group: Plastic S	SOIC (SO)		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
Α	2.362	2.642		0.093	0.104	
A1	0.101	0.300		0.004	0.012	
В	0.355	0.483		0.014	0.019	
С	0.241	0.318		0.009	0.013	
D	11.353	11.735		0.447	0.462	
Е	7.416	7.595		0.292	0.299	
е	1.270	1.270	Reference	0.050	0.050	Reference
Н	10.007	10.643		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.406	1.143		0.016	0.045	
N	18	18		18	18	
СР	_	0.102		_	0.004	

PIC16F8X

NOTES:

APPENDIX A: FEATURE IMPROVEMENTS

The following is the list of feature improvements over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14 bits.
 This allows larger page sizes both in program memory (2K now as opposed to 512 before) and the register file (128 bytes now versus 32 bytes before).
- A PC latch register (PCLATH) is added to handle program memory paging. PA2, PA1 and PA0 bits are removed from the status register and placed in the option register.
- Data memory paging is redefined slightly. The STATUS register is modified.
- 4. Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW. Two instructions, TRIS and OPTION, are being phased out although they are kept for compatibility with PIC16C5X.
- OPTION and TRIS registers are made addressable.
- Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- Wake up from SLEEP through interrupt is added.
- 11. Two separate timers, the Oscillator Start-up Timer (OST) and Power-up Timer (PWRT), are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change features.
- 13. TOCKI pin is also a port pin (RA4/T0CKI).
- 14. FSR is a full 8-bit register.
- 15. "In system programming" is made possible. The user can program PIC16FXX devices using only five pins: VDD, VSS, VPP, RB6 (clock) and RB7 (data in/out).

APPENDIX B: COMPATIBILITY

To convert code written for PIC16C5X to PIC16F8X, the user should take the following steps:

- Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- Eliminate any data memory page switching. Redefine data variables for reallocation.
- Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.

PIC16F8X

APPENDIX C: WHAT'S NEW

Not applicable - new document.

APPENDIX D: WHAT'S CHANGES

Not applicable - new document.

APPENDIX E: PIC16C84 TO

PIC16F83/CR83 AND PIC16F84/CR84 CONVERSION CONSIDERATIONS

This appendix discusses some of the issues that you may encounter as you convert your design from a PIC16C84 to a PIC16F83 or PIC16F84 device. These new devices are:

- PIC16F83
- PIC16CR83
- PIC16F84
- PIC16CR84

Some of the issues that may be encountered are:

- The polarity of the PWRTE configuration bit has been reversed. Ensure that the programmer has this bit correctly set before programming.
- The PIC16F84 and PIC16CR84 have larger RAM sizes. Ensure that this does not cause an issue with your program.
- 3. The MCLR pin now has an on-chip filter. The input signal on the MCLR pin will require a longer low pulse to generate an interrupt.
- Many electrical specifications have been improved. Compare the electrical specifications of the two devices to ensure that this will not cause a compatibility issue.

APPENDIX F: PIC16/17 MICROCONTROLLERS

F.1 PIC14000 Devices

	ī
Features	28-pin DIP, SOIC, SSOP (.300 mil)
Serals diffusion of services in the service services in t	Internal Oscillator, Bandgap Reference, Temperature Sensor, Calibration Factors, Low Voltage Detector, SLEEP, HIBERNATE, Comparators with Programmable References (2)
1 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Yes
oherals of the same of the sam	.6.0
Peril State of State	22
Periphe Soul Soul Soul Soul Soul Soul Soul Soul	7
Jall of the	1
	7
YOU SOUND WALL SO SOUND	I ² C/ SMBus
Clock Army Policy of Orlow Physical Month of the Color of Color of the	TMR0
So To lity to	192
Programme William Comments of the Comments of	X4
Vizen.	50
	PIC14000

F.2 PIC16C5X Family of Devices

				Ľ	Clock	Memory	Perip	Peripherals	Features
	* Selv	OSI JUNUS	TO TOLIGITAL INOS.	(2 thm rolls and 20 to to the land we have a most of the land we have a mos	(Senton reality responses to the control of the con	(S) _{Oly}	Suld On	SION SOURY SORION	Stolious of sathing selection
PIC16C52	4	384		25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC
PIC16C54	20	512	1	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	1	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20	I	512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	1	24	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	¥	I	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K	1	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B	20	I	2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2K	I	73	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20	1	2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
All PIC16/17		device	s have	Power-O	n Reset, selecta	ble Watc	hdog Timer,	selectal	Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

DS30430B-page 106

F.3 PIC16CXXX Family of Devices

20 512 80 TMR0 — — 3 13 2.5-6 20 2K 128 TMR0 — — 3 13 2.5-6 20 2K 128 TMR0 — — 3 13 2.5-6 20 2K 128 TMR0 — — 3 13 2.5-6 20 2K 128 TMR0 — — 3 13 2.5-6 20 2K 128 TMR0 — — 3 13 2.5-6 20 2K 128 TMR0 — — 3 13 2.5-6
Salton taki
Alton John Str.
AUDO I I I C
0
0
C
Nec
2
TMR0 2 Yes 4
TMR0 2 Yes 4

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

All PIC16C6XXX Family devices use serial programming with clock pin RB6 and data pin RB7.

© 1996 Microchip Technology Inc.

F.4 PIC16C6X Family of Devices

PIC16C622 20 2K 128 TMR0, TMR1, TMR2 SPI/PC 10 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC, PIC16CR63(1) 20 2K 128 TMR0, TMR1, TMR2 SPI/PC 10 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC, PIC16CR63(1) 20 2K 128 TMR0, TMR1, TMR2 SPI/PC 10 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC, PIC16CR63(1) 20 2K 128 TMR0, TMR1, TMR2 SPI/PC 10 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC, PIC16CR63(1) 20 2K 128 TMR0, TMR1, TMR2 SPI/PC 10 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC, PIC16CR63(1) 20 2K 128 TMR0, TMR1, TMR2 SPI/PC 10 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC PIC16CR64(1) 20 2K 128 TMR0, TMR1, TMR2 SPI/PC Yes 8 33 2.5-6.0 Yes Yes 44-pin PLCC, MGFF PIC16CR64(1) 20 2K 128 TMR0, TMR1, TMR2 SPI/PC Yes 8 33 2.5-6.0 Yes Yes 44-pin PLCC, MGFF PIC16CR64(1) 20 2K 138 TMR0, TMR1, TMR2 SPI/PC Yes 11 33 3.0-6.0 Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 3.0-6.0 Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes 11 33 2.5-6.0 Yes Yes 40-pin DIP, TMR1, TMR2 SPI/PC Yes Y							Memory	ory		"	Peripherals	erals			Features
20 2K — 128 TMR0, TMR1, TMR2 SPI/I ² C — 7 22 2.5-6.0 Yes Yes TMR1, TMR2 SPI/I ² C — 7 22 2.5-6.0 Yes Yes SPI/I ² C — 2K 128 TMR0, 1 SPI/I ² C — 7 22 2.5-6.0 Yes Yes SPI/I ² C — 7 22 2.5-6.0 Yes Yes SPI/I ² C — 7 22 2.5-6.0 Yes Yes SPI/I ² C — 7 22 2.5-6.0 Yes Yes SPI/I ² C — 7 22 2.5-6.0 Yes Yes SPI/I ² C — 128 TMR0, 2 SPI/I ² C, — 10 22 2.5-6.0 Yes Yes SPI/I ² C — 128 TMR0, 1 SPI/I ² C Yes TMR0, 1 SPI/I ² C				Tolog	Tolk lade	Tourson (Sayla)			IND STE	TO THE STATE OF TH	Sold of the	3		SHON	Silling SOLD IN
20 2K - 128 TWR0, TMR2, TMR2, TMR2, TMR0, TMR0, TMR0, TMR0, TMR1, TMR2, TMR0, TMR0, TMR0, TMR0, TMR0, TMR0, TMR0, TMR0, TMR0, TMR1, TMR2, TMR0, TMR1, TMR2, TMR0, TMR1, TMR2, TMR0, TMR1, TMR0,		S. S	THE THE	A TOUR	16	N tollis	Mos.	GO SINDE	SHOP ST	TO PIE	TO TONIES!		They ob the	S HOH	Mol
20 2K — 128 TMR0, 1 SPI/I²C — 7 22 2.5-6.0 Yes Yes 20 — 2K 128 TMR0, 1 SPI/I³C, — 7 22 2.5-6.0 Yes Yes Yes 20 4K — 192 TMR0, 2 SPI/I³C, — 10 22 2.5-6.0 Yes Yes Yes 20 — 4K — 128 TMR0, 1 SPI/I³C, — 10 22 2.5-6.0 Yes Yes 20 2K — 128 TMR0, 1 SPI/I³C, Yes 8 33 2.5-6.0 Yes Yes 20 2K — 128 TMR0, 1 SPI/I³C, Yes 8 33 2.5-6.0 Yes Yes 20 2K — 128 TMR1, TMR2 1 SPI/I³C, Yes 8 33	PIC16C62	20	2K	1	128	TMR2	_	SPI/I²C	1	_	22		Yes	1	28-pin SDIP, SOIC, SSOP
20 2K 128 TMR0, TMR2 1 SPI/I²C, SPI/I³C, SPI/I²C, SPI/I²C, SPI/I³C, SPI/I	PIC16C62A ⁽¹⁾	20	2K	1	128	TMR0, TMR1, TMR2		SPI/I2C	I	7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
20 4K - 192 TWR0, TWR2, TWR2 2 SPI/I²C,	PIC16CR62 ⁽¹⁾	20	I	2K	128	TMR0, TMR1, TMR2		SPI/I²C	I	7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
20 -4K 192 TWR0, TWR2, TWR2 2 SPI/I²C, -1 -10 22 2.5-6.0 Yes	PIC16C63	20	4K	1	192	TMR0, TMR1, TMR2		SPI/I²C, USART	I	10	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
20 2K - 128 TMR0, TMR2 1 SPI/I²C Yes 8 33 3.0-6.0 Yes - 20 2K - 128 TMR0, TMR2 1 SPI/I²C Yes 8 33 2.5-6.0 Yes Yes 20 - 2K 128 TMR0, TMR2 1 SPI/I²C, Yes 11 33 2.5-6.0 Yes Yes 20 4K - 192 TMR1, TMR2 2 SPI/I²C, Yes 11 33 2.5-6.0 Yes - 20 4K - 192 TMR1, TMR2 USART Yes 11 33 2.5-6.0 Yes Yes 20 4K - 192 TMR0, TMR2 2 SPI/I²C, Yes 11 33 2.5-6.0 Yes Yes 20 - 4K 192 TMR0, TMR2 2 SPI/I²C, Yes 11 33 2.5-6.0 Yes Yes	PIC16CR63 ⁽¹⁾	20	I	¥	192	TMR0, TMR1, TMR2		SPI/I²C, USART	1	10	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
20 2K - 128 TMR0, TMR2 1 SPI/I²C Yes 8 33 2.5-6.0 Yes Yes Yes 20 - 2K 128 TMR0, TMR2 1 SPI/I²C, Yes 11 33 2.5-6.0 Yes Yes Yes 20 4K - 192 TMR0, TMR2 2 SPI/I²C, Yes 11 33 3.0-6.0 Yes - - 20 4K - 192 TMR0, TMR2 2 SPI/I²C, Yes 11 33 2.5-6.0 Yes Yes 20 4K - 192 TMR1, TMR2 2 SPI/I²C, Yes 11 33 2.5-6.0 Yes Yes 20 - 4K 192 TMR0, TMR2 2 SPI/I²C, Yes 11 33 2.5-6.0 Yes Yes	PIC16C64	20	2K	I	128	TMR0, TMR1, TMR2		SPI/I2C	Yes	80	33	3.0-6.0	Yes	Ι	40-pin DIP; 44-pin PLCC, MQFP
20 — 2K 128 TMR0, TMR2 1 SPI/I²C, Yes 11 33 2.5-6.0 Yes Yes Yes Yes Yes Yes Yes — Yes Yes — Yes	PIC16C64A ⁽¹⁾	20	2K	1	128	TMR0, TMR1, TMR2			Yes	8	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
20 4K — 192 TMR0, 2 SPI/I ² C, Yes 11 33 3.0-6.0 Yes — 12 TMR1, TMR2 USART 2 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 2 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 2 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 2 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 2 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 2 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 2 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 2 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 3 Yes 3 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 3 Yes 3 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 3 Yes 3 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 3 Yes 3 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 3 Yes 3 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 3 Yes 3 SPI/I ² C, Yes 11 33 2.5-6.0 Yes Yes 3 Yes 3 SPI/I ² C, Yes 3 Ye	PIC16CR64 ⁽¹⁾	20	I	2K	128	TMR0, TMR1, TMR2	-		Yes	ω	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
20 4K - 192 TMR1, TMR2 2 SPI/I²C, Yes 11 33 2.5-6.0 Yes Yes Yes 20 - 4K 192 TMR0, 2 SPI/I²C, Yes 11 33 2.5-6.0 Yes Yes TMR1, TMR2, USART USART USART Yes Yes Yes	PIC16C65	20	4K	1	192	TMR0, TMR1, TMR2		SPI/I²C, USART	Yes	11	33	3.0-6.0	Yes		40-pin DIP; 44-pin PLCC, MQFP
20 — 4K 192 TMR0, 2 SPI/I²C, Yes 11 33 2.5-6.0 Yes Yes Yes	PIC16C65A ⁽¹⁾	20	4K	1	192	TMR0, TMR1, TMR2		SPI/I²C, USART	Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
	PIC16CR65 ⁽¹⁾	20	I	4 X	192	TMR0, TMR1, TMR2			Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability.

All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7.

Please contact your local sales office for availability of these devices. ... Note

PIC16C7X Family of Devices F.5

				Clock	Memory	_		Per	Peripherals	S S	r		Features
				AHW TOTE OF	(S)		TO THE	(ATO)		Seuleyo		W. C.	SUMME!
	The state of the s	THE REAL PROPERTY.	O TOLLOND ON THE	Senon sulliver of Colores in the Col	TO STATE OF THE SOUND ON	To be selected to be	The Soller	40 7403 0	YO TO TOTAL OF	SOLINOS IGNITIBILIDOS ON LINOS	Service Strong of the service of the	TO STATE OF THE PERSON OF THE	Segretor Strong Lines to the segretor of the s
PIC16C710	20	512	98	TMRO	-		4	4	13	2.5-6.0	Yes	Yes	3-pin
PIC16C71	20	첫	36	TMR0	1	I	4	4	13	2.5-6.0	Yes	I	18-pin DIP, SOIC
PIC16C711	20		89	TMR0		I	4	4	13	2.5-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C72	20	X	128	TMR0, TMR1, TMR2	1 SPI/I²C		2	∞	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C73	20	4	192	TMR0, TMR1, TMR2	2 SPI/I ² C, USART	 	2	-	22	2.5-6.0	Yes	ı	28-pin SDIP, SOIC
PIC16C73A ⁽¹⁾	20	4	192	TMR0, TMR1, TMR2	2 SPI/I²C, USART	 	2	7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C74	20	4	192	TMR0, TMR1, TMR2	2 SPI/I ² C, USART	χes Τ΄, Τ	ω	12	33	2.5-6.0	Yes	ı	40-pin DIP; 44-pin PLCC, MQFP
PIC16C74A ⁽¹⁾	20	¥	192	TMR0, TMR1, TMR2	2 SPI/I²C, USART	C, Yes	8	12	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
	C16/17	7 Fami	h, dovir	coc boyo Dowor	on Donot	Choolog	+c/// old	Sobodo	Į.	plactooles	2000	00000	All DICAB/AZ Esmily dovinors hove Donas on Docat coloctable Watchdad Timor coloctable gods pratost and high Wo

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

All PIC16C7X Family devices use serial programming with clock pin RB6 and data pin RB7.

Please contact your local sales office for availability of these devices.

Note

F.6 **PIC16C8X Family of Devices**

					Clock	상	Me	Memory		Peripherals	erals Features
		\	Tolong	THE ROOM	RIMO LORRIDO DO COLORDO	* ON LUEIS	Control of College of			882117	(SION ORI
		VERTELL ST	188	MODE!	1/30	Well of	Con to Little Report to the on second	bo. 19	JONE OF	SILA ON THE STATE OF THE STATE	Sole Are St.
PIC16C84	10	Ŀ	¥		36	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16F84 ⁽¹⁾	10	첫	I	I	89	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16CR84 ⁽¹⁾	10	١	١	¥	89	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16F83 ⁽¹⁾	10	512	I	ı	36	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16CR83 ⁽¹⁾	10	١	1	512	36	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC


All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability.

All PIC16C8X family devices use serial programming with clock pin RB6 and data pin RB7.

Please contact your local sales office for availability of these devices.

Note 1:

F.7 PIC16C9XX Family Of Devices



All PIC16CXX Family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local Microchip representative for availability of this package. Note

F.8 PIC17CXX Family of Devices

					Clock	Memory	lory		Pe	Peripherals	sls				Features	
	The state of the s	iy unusa	Tolonbe Model	Thought of the	SOUDON GOLLON LIGHT WOOD IN COLOR WOOD IN COLOR WILLIAM WOOD AND AND AND AND AND AND AND AND AND AN			(14 kS D) (S RO DE HOLE) (S SE LINGE) (S SE LINGE)	Josho d'in	Adhin's stendient	Adin kula	Statife in the field of the state of the sta	Secures sources of status of secures sources s	Secret Style	Stollouds of teaching of the stolloud of the s	
PIC17C42	25	2K	ı	232	TMR0,TMR1, TMR2,TMR3	2	2	Yes	I	Yes	11	33	4.5-5.5	22	40-pin DIP; 44-pin PLCC, MQFP	
PIC17C42A	25	X	ı	232	TMR0,TMR1, TMR2,TMR3	7	7	Yes	Yes	Yes		33	2.5-6.0	28	40-pin DIP; 44-pin PLCC, TQFP, MQFP	
PIC17CR42	25	I	¥	232	TMR0,TMR1, TMR2,TMR3	7	7	Yes	Yes	Yes	7	33	2.5-6.0	28	40-pin DIP; 44-pin PLCC, TQFP, MQFP	
PIC17C43	25	¥	I	454	TMR0,TMR1, TMR2,TMR3	2	2	Yes	Yes	Yes	11	33	2.5-6.0	28	40-pin DIP; 44-pin PLCC, TQFP, MQFP	
PIC17CR43	25	I	4	454	TMR0,TMR1, TMR2,TMR3	7	7	Yes	Yes	Yes	7	33	2.5-6.0	28	40-pin DIP; 44-pin PLCC, TQFP, MQFP	
PIC17C44	25	<u></u>		454	TMR0,TMR1, TMR2,TMR3	7	2	Yes	Yes	Yes	11	33	2.5-6.0	28	40-pin DIP; 44-pin PLCC, TQFP, MQFP	
All F	IC16/1	7 Fan	nily de	vices h	ave Power-on R	eset	t, se	lectable	Watch	dog Tir	ner, se	electal	ole code pr	otect	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.	×

DS30430B-page 112

PIN COMPATIBILITY

Devices that have the same package type and VDD, Vss and $\overline{\text{MCLR}}$ pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

TABLE F-1: PIN COMPATIBLE DEVICES

Pin Compatible Devices	Package
PIC12C508, PIC12C509	8-pin
PIC16C54, PIC16C54A, PIC16CR54A, PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622, PIC16C710, PIC16C71, PIC16C711, PIC16F83, PIC16CR83, PIC16C84, PIC16F84A, PIC16CR84	18-pin 20-pin
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A	28-pin
PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A	40-pin
PIC17C42, PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, PIC17C44	40-pin
PIC16C923, PIC16C924	64/68-pin

NOTES:

INDEX	Interrupts	37, 48
A	L	
Absolute Maximum Ratings71, 85	Loading of PC	18
ALU7	M	
Architectural Overview7	<u></u>	. 40 40
Assembler68	MCLR9	1, 42, 43
В	Memory Organization Data Memory	11
	Memory Organization	
Block Diagram	Program Memory	
Interrupt Logic	MPASM Assembler	
On-Chip Reset Circuit	MP-C C Compiler	-
RA3.RA0 and RA5 Port Pins	MPSIM Software Simulator	
RB7:RB4 Port Pins		01 , 00
TMR0/WDT Prescaler	0	
Watchdog Timer51	OPTION16	5, 43, 49
Brown-out Protection Circuit47	OSC Selection	37
DIOWIT-Out 1 Totection Officult47	OSC	19
C	OSC	29
C Compiler (MP-C)69	Oscillator	
Carry	HS	39, 47
CLKIN9	LP	39, 47
CLKOUT9	Oscillator Configurations	39
Code Protection	,	
Compatibility, upward3	Р	
Computed GOTO18	Paging, Program Memory	
Configuration Bits37	PCL	18, 43
	PCLATH	18, 43
D	PD15	
DC Characteristics73, 74, 75, 76, 87, 88, 89, 90	PICDEM-1 Low-Cost PIC16/17 Demo Board	
Development Support67	PICDEM-2 Low-Cost PIC16CXX Demo Board	
Development Tools67	PICDEM-3 Low-Cost PIC16C9XXX Demo Board	
Digit Carry7	PICMASTER® RT In-Circuit Emulator	
_	PICSTART® Low-Cost Development System	
E	Pin Compatible Devices	
Electrical Characteristics71, 85	Pinout Descriptions	
External Power-on Reset Circuit44	POR	
F	Oscillator Start-up Timer (OST)	
-	Power-on Reset (POR)	
Family of Devices	Power-up Timer (PWRT)	
PIC14000	Time-out Sequence	
PIC16C5X	Time-out Sequence on Power-up	
PIC16CXXX	TO	
PIC16C6X	Port RB Interrupt	
PIC16C7X	PORTA9	
PIC16C8X3, 110	PORTB9 Power-down Mode (SLEEP)9	
PIC16C9XX111		
PIC17CXX112 FSR	Prescaler PRO MATE [®] Universal Programmer	
Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP)67, 69		
ruzzy Logic Dev. System (luzzy) ECH -IVIP)	Product Identification System	121
G	R	
GIE48	RBIF bit	23 49
_	RC Oscillator	
	Read-Modify-Write	
I/O Ports21	Register File	
I/O Programming Considerations25	Reset	
In-Circuit Serial Programming37, 53	Reset on Brown-Out	
INDF43		
Instruction Set Summary55	S	
INT Interrupt49	Saving W Register and STATUS in RAM	50
INTCON17, 43, 48, 49	SLEEP37	
INTEDG49	Software Simulator (MPSIM)	
Interrupts	Special Features of the CPU	37
Flag48	Special Function Registers	
Interrupt on Change Feature 23	Stack	18

Overflows	18
Underflows	18
STATUS	7, 15, 43
т	
Time-out	43
Timer0	
Switching Prescaler Assignment	31
TOIF	
Timer0 Module	
TMR0 Interrupt	
TMR0 with External Clock	
Timing Diagrams	_
Time-out Sequence	45
Timing Diagrams and Specifications	
TRISA	
TRISB	
14/	
W	
W	
Wake-up from SLEEP	•
Watchdog Timer (WDT)	
WDT	
Period	
Programming Considerations	
Time-out	43
X	
XT	39, 47
Z	
Zero hit	7

LIST OF E	XAMPLES	
	Instruction Pipeline Flow	
Example 4-1:	Indirect Addressing	. 19
Example 4-2:	How to Clear RAM Using Indirect	
Evennle F 1	Addressing	
	Initializing PORTAInitializing PORTB	
	Read-Modify-Write Instructions	. 24
Lxample 3-3.	on an I/O Port	25
Example 6-1:	Changing Prescaler (Timer0→WDT)	
	Changing Prescaler (WDT→Timer0)	
	Data EEPROM Read	
	Data EEPROM Write	
Example 7-3:	Write Verify	. 35
Example 8-1:	Saving STATUS and W Registers	
	in RAM	. 50
LIST OF F	IGURES	
Figure 3-1:	PIC16F8X Block Diagram	8
Figure 3-2:	Clock/Instruction Cycle	
Figure 4-1:	Program Memory Map and Stack -	
3.	PIC16F83/CR83	. 11
Figure 4-2:	Program Memory Map and Stack -	
	PIC16F84/CR84	
Figure 4-3:	Register File Map - PIC16F83/CR83	
Figure 4-4:	Register File Map - PIC16F84/CR84	
Figure 4-5:	STATUS Register (Address 03h, 83h)	
Figure 4-6:	OPTION Register (Address 81h)	
Figure 4-7:	INTCON Register (Address 0Bh, 8Bh)	
Figure 4-8:	Loading of PC in Different Situations	
Figure 4-9:	Direct/Indirect Addressing	
Figure 5-1:	Block Diagram of Pins RA3:RA0	
Figure 5-2:	Block Diagram of Pin RA4	
Figure 5-3:	Block Diagram of Pins RB7:RB4	
Figure 5-4:	Block Diagram of Pins RB3:RB0	
Figure 5-5: Figure 6-1:	Successive I/O Operation	
Figure 6-1.	TMR0 Block Diagram TMR0 Timing: Internal Clock/	. 21
rigule 0-2.	No Prescaler	27
Figure 6-3:	TMR0 Timing: Internal Clock/	. 21
riguic o o.	Prescale 1:2	. 28
Figure 6-4:	TMR0 Interrupt Timing	
Figure 6-5:	Timer0 Timing With External Clock	
Figure 6-6:	Block Diagram of the TMR0/WDT	
o .	Prescaler	. 30
Figure 7-1:	EECON1 Register (Address 88h)	
Figure 8-1:	Configuration Word - PIC16CR83	
	and PIC16CR84	. 38
Figure 8-2:	Configuration Word - PIC16F83	
	and PIC16F84	. 38
Figure 8-3:	Crystal/Ceramic Resonator Operation	
	(HS, XT or LP OSC Configuration)	. 39
Figure 8-4:	External Clock Input Operation	
F: 0 F	(HS, XT or LP OSC Configuration)	. 39
Figure 8-5:	External Parallel Resonant Crystal	40
Figure 0.6.	Oscillator Circuit	. 40
Figure 8-6:	External Series Resonant Crystal	40
Figure 9.7:	Oscillator Circuit	
Figure 8-7: Figure 8-8:	RC Oscillator ModeSimplified Block Diagram of	. 41
i igule 0-0.	On-Chip Reset Circuit	42
Figure 8-9:	External Power-on Reset Circuit	. +2
riguio 0-3.	(For Slow VDD Power-up)	44
Figure 8-10:	Time-out Sequence on Power-up	
.3	(MCLR not Tied to VDD): Case 1	. 45

Figure 8-11:	Time-out Sequence on Power-up (MCLR Not Tied To VDD): Case 245
Figure 8-12:	Time-out Sequence on Power-up
	(MCLR Tied to VDD): Fast VDD Rise Time46
Figure 8-13:	Time-Out Sequence on Power-Up
riguio o ro.	(MCLR Tied to VDD): Slow VDD
	Rise Time46
Figure 8-14:	Brown-out Protection Circuit 1
Figure 8-15:	Brown-out Protection Circuit 2
Figure 8-16: Figure 8-17:	Interrupt Logic
Figure 8-18:	Watchdog Timer Block Diagram51
Figure 8-19:	Wake-up From Sleep Through
•	Interrupt52
Figure 8-20:	Typical In-system Serial Programming
F: 0.4.	Connection
Figure 9-1: Figure 11-1:	General Format for Instructions
Figure 11-1:	Load Conditions77
Figure 11-3:	External Clock Timing
Figure 11-4:	CLKOUT and I/O Timing79
Figure 11-5:	Reset, Watchdog Timer,
	Oscillator Start-up Timer and
F: 44.0	Power-up Timer Timing
Figure 11-6:	Timer0 Clock Timings
Figure 13-1: Figure 13-2:	Load Conditions91
Figure 13-3:	External Clock Timing
Figure 13-4:	CLKOUT and I/O Timing93
Figure 13-5:	Reset, Watchdog Timer,
	Oscillator Start-up Timer and
	Power-up Timer Timing
Figure 13-6:	Timer0 Clock Timings
LIST OF T	
Table 1-1:	PIC16F8X Family of Devices
Table 3-1:	PIC16F8X Pinout Description
Table 4-1: Table 5-1:	Register File Summary
Table 5-1:	Summary of Registers Associated
. 45.6 6 2.	With PORTA22
Table 5-3:	PORTB Functions24
Table 5-4:	Summary of Registers Associated
	With DODTD 24
Table 6-1:	With PORTB24
Table 7 1.	Registers Associated with Timer031
Table 7-1:	Registers Associated with Timer031 Registers/Bits Associated with
	Registers Associated with Timer031 Registers/Bits Associated with Data EEPROM35
Table 7-1: Table 8-1:	Registers Associated with Timer031 Registers/Bits Associated with
	Registers Associated with Timer0
Table 8-1: Table 8-2:	Registers Associated with Timer0
Table 8-1:	Registers Associated with Timer0
Table 8-1: Table 8-2: Table 8-3:	Registers Associated with Timer0
Table 8-1: Table 8-2: Table 8-3: Table 8-4:	Registers Associated with Timer0
Table 8-1: Table 8-2: Table 8-3: Table 8-4: Table 8-5:	Registers Associated with Timer0
Table 8-1: Table 8-2: Table 8-3: Table 8-4:	Registers Associated with Timer0
Table 8-1: Table 8-2: Table 8-3: Table 8-4: Table 8-5: Table 8-6:	Registers Associated with Timer0
Table 8-1: Table 8-2: Table 8-3: Table 8-4: Table 8-5: Table 8-6: Table 8-7: Table 9-1:	Registers Associated with Timer0
Table 8-1: Table 8-2: Table 8-3: Table 8-4: Table 8-5: Table 8-6: Table 8-7: Table 9-1: Table 9-2:	Registers Associated with Timer0
Table 8-1: Table 8-2: Table 8-3: Table 8-4: Table 8-5: Table 8-6: Table 8-7: Table 9-1: Table 9-2: Table 10-1:	Registers Associated with Timer0
Table 8-1: Table 8-2: Table 8-3: Table 8-4: Table 8-5: Table 8-6: Table 8-7: Table 9-1: Table 9-2:	Registers Associated with Timer0
Table 8-1: Table 8-2: Table 8-3: Table 8-4: Table 8-5: Table 8-6: Table 8-7: Table 9-1: Table 9-2: Table 10-1:	Registers Associated with Timer0
Table 8-1: Table 8-2: Table 8-3: Table 8-4: Table 8-5: Table 8-6: Table 8-7: Table 9-1: Table 9-2: Table 10-1:	Registers Associated with Timer0

Table 11-3:	External Clock Timing Requirements	78
Table 11-4:	CLKOUT and I/O Timing Requirements	. 79
Table 11-5:	Reset, Watchdog Timer,	
	Oscillator Start-up Timer and	
	Power-up Timer Requirements	80
Table 11-6:	Timer0 Clock Requirements	81
Table 13-1:	Cross Reference of Device Specs for	
	Oscillator Configurations and Frequencies	
	of Operation (Commercial Devices)	86
Table 13-2:	Timing Parameter Symbology	91
Table 13-3:	External Clock Timing Requirements	92
Table 13-4:	CLKOUT and I/O Timing Requirements	93
Table 13-5:	Reset, Watchdog Timer,	
	Oscillator Start-up Timer and	
	Power-up Timer Requirements	94
Table 13-6.	Timer() Clock Requirements	95

NOTES:

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe® communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address:

mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS.

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- Type +, depress the <Enter> key and "Host Name:" will appear.
- Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modern to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-602-786-7302 for the rest of the world.

960513

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	reeninear r abheatherte Mariager	Total Pages Sent
RE:	: Reader Response	
Fro	om: Name	
		FAV. (
Ann	plication (optional):	
	ould you like a reply?YN	
		lumber: DS30430B
	vice. I lotte ex	iumber. D330430B
Que	estions:	
1.	What are the best features of this document?	•
2.	How does this document meet your hardware	e and software development needs?
3.	Do you find the organization of this data shee	et easy to follow? If not, why?
4.	What additions to the data sheet do you think	would enhance the structure and subject?
5.	What deletions from the data sheet could be	made without affecting the overall usefulness?
6.	Is there any incorrect or misleading information	on (what and where)?
7.	How would you improve this document?	
8.	How would you improve our software, system	ns, and silicon products?

PIC16F8X PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	-XX Frequenc Range	X y Temperature Range	/XX Package	XXX Pattern
Device	PIC16L PIC16C	8X ⁽²⁾ , PIC16F8XT F8X ⁽²⁾ , PIC16LF8 R8X ⁽²⁾ , PIC16CR CR8X ⁽²⁾ , PIC16L0	XT ⁽³⁾	
Frequency Range	04 10			
Temperature Range	b ⁽¹⁾ I	= 0° C to +7 = -40°C to +8	`	,
Package	P SO	= PDIP = SOIC (Gull W	ng, 300 mil b	oody)
Pattern	3-digit F	Pattern Code for C	TP, ROM (b	lank otherwise)

Examples:

- a) PIC16F84 -04/P 301 = Commercial temp., PDIP package, 4 MHz, normal VDD limits, QTP pattern #301.
- PIC16LF84 04I/SO = Industrial temp., SOIC package, 200 kHz, Extended VDD limits.
- PIC16CR84 10I/P = ROM program memory, Industrial temp., PDIP package, 10MHz, normal VDD limits.

Note 1: b = blank

2: F = Standard VDD range

LF = Extended VDD range

CR = ROM Version, Standard VDD range

LCR = ROM Version, Extended VDD

range 3: T = in tape and reel - SOIC, SSOP

3: I = in tape and reel - SOIC, SS packages only.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office (see last page)
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required). Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

Development Tools

For the latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302. The latest version of Development Tools software can be downloaded from either our Bulletin Board or Worldwide Web Site. (Information on how to connect to our BBS or WWW site can be found in the On-Line Support section of this data sheet.)

© 1996 Microchip Technology Inc.

WORLDWIDE SALES & SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602 786-7200 Fax: 602 786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770 640-0034 Fax: 770 640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508 480-9990 Fax: 508 480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 708 285-0071 Fax: 708 285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972 991-7177 Fax: 972 991-8588

Dayton

Microchip Technology Inc. Suite 150 Two Prestige Place Miamisburg, OH 45342 Tel: 513 291-1654 Fax: 513 291-9175

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 714 263-1888 Fax: 714 263-1338

New York

Microchip Technmay Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516 273-5305 Fax: 516 273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131

Tel: 408 436-7950 Fax: 408 436-7955

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905 405-6279 Fax: 905 405-6253

ASIA/PACIFIC

Hong Kong

Microchip Technology RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T. Hong Kong Tel: 852 2 401 1200 Fax: 852 2 401 3431

Microchip Technology No. 6, Legacy, Convent Road Bangalore 560 025 India Tel: 91 80 526 3148 Fax: 91 80 559 9840

Microchip Technology 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku, Seoul, Korea

Tel: 82 2 554 7200 Fax: 82 2 558 5934

Shanghai

Microchip Technology Unit 406 of Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hongiao District Shanghai, Peoples Republic of China Tel: 86 21 6275 5700 Fax: 86 21 6275 5060

Singapore

Microchip Technology 200 Middle Road #10-03 Prime Centre Singapore 188980 Tel: 65 334 8870 Fax: 65 334 8850

Taiwan, R.O.C

Microchip Technology 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC

Tel: 886 2 717 7175 Fax: 886 2 545 0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44 1628 850303 Fax: 44 1628 850178

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy - France

Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Muenchen, Germany Tel: 49 89 627 144 0 Fax: 49 89 627 144 44

Arizona Microchip Technology SRL Centro Direzionale Colleone Pas Taurus 1 Viale Colleoni 1 20041 Agrate Brianza Milan Italy Tel: 39 39 6899939 Fax: 39 39 689 9883

JAPAN

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81 45 471 6166 Fax: 81 45 471 6122

9/3/96



All rights reserved. © 1996, Microchip Technology Incorporated, USA.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.