



# Embedded Systems



## How To make Es






# IC : integrated circuit

Ex: Timer 555  
op-amp


single circuit do a specific task according to its connection

ULSI : Million of transistors on the same chip-size  
Very large scale integration




\* Moore's Law : No of transistors on a single chip-size  
doubles Each two years

## MPU : micro Processor unit



\* MCU : micro Controller unit → Computer system



Arduino kit



+ sensors & actuator

ECU  
Electrical Control units


\* GPU : Graphics Processing Unit

\* DSP : Digital Signal Processing  
Voice / temp






CPu



Instruction Life cycle:  
(Fetch - decode - execute)



PC: Program Counter:  
Special register keeps the address of next instruction

الذي يحدد العنوان التالي

Fetch instruction From Rom to a Register

Decode instruction by instruction Decoder (ID)

IR: instruction register

set: op-code dict

Format: 8-bit format

Execute by ALU


General-Register

op-code: add


operand 1: 000

operand 2: 111 01

\* Assembly codes, instructions differ one processor to another



ISA : Instruction set architecture





# Registers

## General Purpose

data store  
(Temporary)

\* register int x;

Stored in CPU  
Not Ram

~~x2~~ → Error

can't access address


Access by name:

r0, r1, r2, ...

## Special Function

① PC → store address of next instruction  
Program Counter


② SP → Stack Pointer  
Memory, organized



③ Accumulator → (Old)

④ IR → instruction register  
store instruction after fetching

⑤ PSW → Process status Word



Alu → نتیجہ آخری عمل → Int.




8 bit micro-Processor

Register: 8 bit size

Memory :- Location → Ex: Location is 8-bit size.

Access Time (R/W)  
 Faster → R (Read)  
 Slower → W (Write)

- Basic memory elements: Flip Flop - bit



Memory characteristics

- ① Capacity size → Address Lines
- ② speed Access Time
- ③ organize  $4K \times 4 = 16K$


data → Address → Control  
 Bus set  
 data → Address → Control  
 $2^n$  Locations  
 No. of address Lines (Bits)  
 No. data lines (Bits) → No. of memory  
 bits in Location

R → 0  
 W → 1

data lines → Word size  
 Address lines → No. of accessible Locations




# Memory Types :-



① Volatile : RAM Random Access Memory  
RWM Random Working memory

SRAM : Based on transistor  
↳ Static  
bit → Flip Flop  
min: 6 Transistors  
2 Mosfets & 2 inverters



\* No need for refreshment circuit  
↳ Faster  
\* High Cost Per bit

DRAM  
↳ Dynamic : Capacitor & simple Mosfet  
discharged Bit 0  
charged Bit 1

الكملة : التكلفة بغيره شئنا بغيره  
Refreshment Circuit DRAM controller

Higher Priority than CPU on Memory  
→ Access time inc. & speed dec.

SRAM : أسرع



## Dram Advantages

- \* Simple hardware
- \* low Cost per bit
- \* high density
- \* Low Power Consumption (MOSFET)

SRAM is lower due to refreshment circuit of DRAM

Es → SRAM → Constraints (Cash)

## 12 Non-Volatile Rom Read only memory (MP)

PC read from

Rom Saves Program instr.


(Program memory)

Slower than Ram


البرامج مسجلة الى  
ميكروكنتريولر

Based on Floating Gate Mosfet

with case



Control gate  
Floating gate




High Voltage by Flasher

Programming state (0)

X erasing state (1)

High Voltage on D

attraction



charge (F-G)



Programming state

erasing state



# Types of Rom

