Embedded Systems

Computer →
- → Processer
- → memory : Ram/Rom
- → I/o Peripherals : Keyboard / Printer /—

Computer →
- General Purpose
  Ex: Labtops
- Special Purpose
  Ex: Washing machine ✓ Not a technical

→ Embedded system
- Power
- Cost
- Performance & size

How To make ES

System board

Bread board

I/o

System on chip

← integrated - circuit
IC

* Large size
* Higher Cost
* Higher Power Consumption
*

→ Configurability (✓)
Can be modified ←

* Small size (✓)
* Less Cost (✓)
* Lower Power - (✓)

Same | Performance
✗

Ic : integrated_circuit

Ex: Timer 555   Single circuit do a specific task
op-amp   according to its connection

ULSI : Million of transistors on the same chip-size

Very large scale integration

Size   Functionality

*Moore's Law : No. of transistors on a single chip-size doubles Each two years

---

MPU : micro processor unit

Processor   Micro Processor   CPU   Central Processing unit

↓   ↓
Vacuum tubes   Transistors

Bit ⟨ 0: Vacuum
      1: charged

Primary Master   GPu
                  secondary

ذاكرة رئيسية ، مؤقت HP

* MCU : micro controller unit → computer system

[mem] [M.P] [I.o]   Ardunio Kit   * GPu كروت رسوميات

CPu   + Sensers & actuators   Graphics unit

[ALU]   ECu   * DSP   voice/temp
[CU]   Electrical Control   Digital signal
[Reg.]   units   Processing

APPs

Bare-metal SW | OS

Ex: Rasperg Pi

Bare-metal SW:
- APP. Layer
  - ↓
- drivers
  - ↓
- Hardware

OS:
- APP. layer
  - ↓
- Kernel ← abstraction layer
  - ↓
- driver
  - ↓
- Hardware

CPu ═ memory
I/o → Bus set

Bus set:
- data bus
- Address bus
- Controller bus

CPu:
- Alu | Cu
- Registers

Rom

Pc. Program Counter:
Special register Keeps
the address of next
instruction
→ الذي ينفذ الدورة التالية

Instruction life cycle:
(Fetch - decode - execute)

- Fetch instruction From Rom to a Register
- Decode instruction by instruction Decoder (ID) → IR instruction register
  - set: OP-code dict
  - Format G..
    - 8-bit f..
- Execute by Alu
  - General-Register

| 000 | 111 | 01 |
| OP-code add | operand 1 | operand 2 |

* Assembly codes, instructions differ
                    one processor to another

(+ -)   mPu 1   mPu 2 (+ - * ÷)
           | |
          add   ...   ADD 111   (ID)

                  Instruction needs   Hard wired   memory mapped

                  HW   SW   Logic gates   → set
                   | | _____   seach in
               Instruction   (ID) Compiler   RISC   memory
               decoder   G
                                    x * 5 ⇌ a+x a+x+x+x   Cisc

ISA : Instruction set architecture

        RISC   CISC
         = |
        Reduced   Complex

     #inst. ↓   ↑

     * software ↑   * software ↓ : needn't
          G

     RISC | Cisc → High Performance
                       | Computer
     Size ↑ Hardware | Size ↓ (↑)
                       ~
     Alu↓ | Alu ↑

     cost HW↓ sw↑ ~ sw ↓   HW↑
     * → +   Performance ↕ ~ Performance ↕   Search
     Power Alu↓   ID↑   ~   Alu↑   ID↓

Registers

General Purpose

↓

data Store
(Temporary)

* register int xs;

   ↓ Stored in CPU
       Not Ram

%&x → Error

Can't access address

Access by name:

ro, r1, r2, —

Special Function

① PC: Store address of next instruction
   ↓
   Program Counter

② SP → Stack Pointer
   Memory 1st created

   SP →
   Push ---→

   | 0x0 |
   | 0x01 |
   | 0x02 |

③ Accumulator → (Old)

④ IR → instruction register
        Store instruction after fetching

⑤ PSW → Process status Word

{ 0 → +ve
  1 → -ve } Flags → ← sign flag, overflow
                         Zero

Alu → احنا نقدر نشوف Int. زي لغير.

8 bit micro-Processor
Register : 8 bit size

Memory :- Locations

Ex: Location is 8-bit size.

Access time (R/W)

Faster ← → Slower

— Basic memory elements: Flip Flop → bit

in — D Q — o/P

clk →

rising edge — ↑

I/P

Freq. Const **CLK**

o/P

i/P→1   i/P→0   i/P→1

rising clk ↑   ↑   ↑

1   0   1

CPU ↔ memory

Bus set

data Address Control

No. data lines (Bits)
→ No. of memory
bits in Location

2^n Locations
No. of address Lines (Bits)

R→0
W→1

Memory characteristics

① Capacity size → Address Lines

② speed Access time

③ organize 4K ×4 = (16K)

data lines → Word size

Address Lines → No. of accessable Locations

Memory types :-

```
                      memory
        ┌───────────────┼───────────────────┐
        ↓               ↓                    ↓
    Volatile        Non Volatile          Hybrid
      RAM               ROM
```

① Volatile : RAM Random Access Memory
             RWM Random Working memory

```
        ┌──────────────────────────────┐
        ↓                               ↓
      SRAM  : Based on transistor     DRam
     └→ Static                       └→ Dynamic : Capacitor & Simple
                                                       Mosfet
                                              ↙           ↘
          bit → Flib Flob            discharged        charged
                    ↓                   Bit o            Bit 1
             min: 6 Transistry
             2 Mosfets & 2 inverters
```

ملاحظة : الكاش يعتبر بين شبش وقطرة

└→ Refreshment Circuit   DRam Controller

Bit

BL   WL

                    ↓
        ┌─ Higher Piority than CPu
        │   on Memory
        └→ Access time inc. & Speed dec.

* No need for refreshment Circuit
  └→ Faster
* High Cost Per bit

الأسرع : SRam

DRam — Advantages

* Simple hardware
* low Cost Per bit
* high density
* Low Power Consumption (Mosfet) ⟶ SRam is lower
  due to refreshment Circuit
  of Dram

Es ⟶ SRAM ⟶ Constraints
(Cash)

2. Non-Volatile Rom   Read only memory (MP)
   ↙ PC read From   (Program memory)   الروسيست قق ال
   Rom Saves Program instr.   Slower than Ram   بيقى نكثير عليها

Based on Floating Gate Mosfet
النيسه ⟶ Control gate
         ⟶ Floating gate

S ▭ D

charge (F·G)

العلي / ستوي
↓   ↓
0   1
Programming   erasing
State   State

Mosfet   G
              S ▭ D

High
Voltage by Flasher

Programming ⟵ ▭ F·G
State (0)

× erasing state (1)

High Voltage on D
attraction ▭ F·G
          ⊡

Types of Rom

1. Mask Programmable Rom

   OTP → one time Program

   * Bios chip
   * Toys

2. PRom

   Programmable Rom

   → OTP → by (User)

   |Fuse|

   0 → 1

③ EPRom → Erasable Programmable Rom

   (UV) → مصدر ضوء بالاشعة فوق البنفسجية

Noise & Radiation Sensitive → data Corruption

Hybrid → Ram → Rom

Read & write Non Volatile

E^2 PRom

- Electrical Erasable
- Endurance → 1,00,00- Write & eran cycles
- Byte Access
- high cost Per bit

  |EEProm|

  internal   External

  Peripheral   Communication
                 Protocol

Flash

- Faster than E^2PRom
- Block Access
  → sector by sector
- Endurance 10,00-
- Low Cost Perbit

nURam

SRAM + Battery / E^2PRom + battery

- Faster than Rom
- High Cost Per bit

SRam + battery → Backup

SRam + E^2PRom + battery → move data