






# MCu clocks

↳ derive the system




clock Surges clock tree TRM  
Heart

$$P \uparrow \propto P_{in} \uparrow$$




By default: all Peripherals CLKX



⇒ General topology of clock Arch. (sysclk)








## Mcu interrupts




## interrupt Vector table




Startup Code



NUIC  
Code Peripheral



AFIO → multi routing





# ① Determinism

↳ what happens at any point in timeline

# ② Responsiveness

↳ How fast is the response to external event

## System

### Super loop

```
while(1) {  
    //  
}
```


\* Determinism

\* Simple hardware → No GIC  
" Software

x Low responsive

x high Power Consumption

### Foreground/Background



x high responsive

x Low determinism

x Extra hardware

x Complex Software

## SW mechanism Event handling

### Polling

```
while (1)  
{  
    check  
}
```

Flag Register

### INT

En → PIE

Flag (1)

execute ISR


Polling

- ① Waste time
- ② Bad design

INT

- ① No Waste time
- ② No Bugs

Block diagram




Arm v8 Servicing Interrupts

Vector table Based  
Fixed Priority



Non-Vector Priority  
Flexible Priority

① Peripheral  $\xrightarrow{\text{Pulse}}$  GIC  
GIE, PIE, Flag



② PIC write ID  $\rightarrow$  Register

③ PIC  $\rightarrow$  Pull mP & ID  $\rightarrow$  data bus

④ mP Read ID    ⑤ JUMP UT.

⑥ Jump Address source of INT (ISR)

Vector  
jump address ISR  
 $\Downarrow$   
ISR() {  
    if (PIF)  
    ?  
}



Vector Based

Flexible


Hardware dependent

Software dependent


Time latency ↓

time latency ↑

event → ISR



- ① UT has fixed location
- ② ISR → different (flash)



# Int. nesting


Not support  
(x)  
Sequential

Support


(✓)  
if  $int_2 > int_1$   
in Priority

## Nesting


Self




Normal




## Flag Clearance








### Inst. Cycle with Int

- ① Complete execution of current instr.
- ② Stop main & clear PIF
- ③ Dis - GIE
- H.W store 1 Push Pc → stack
- sw store 1 Push Reg files
- ④ jump to V.T  → ⑤ jump to ISR
- ⑥ enable GIE by sw
- ⑦ Pop Reg. & Pc
- ⑧ Continue main Program



# Latency & response



Latency  $\approx$   $\rightarrow$  Synchronous X Asynchronous

Latency = response + waiting time