Mcu clocks La derive the system Code) | HILL |
Hardware in the loop EX: CIK-> Timer Clock Sures Clack tree TRM Heart EL & BU C/N > 80 WHS -> 70 WHS -> 5. WHS majority

- Power managment unit

STARCE

L minorib X No CIK management Ex. Almega 32 By default: all Periphrals > General to Pology of clack Arch. (syself) Clock monagm

Clock Mcu interrupts Sensor SAlarm Men S Var: Volatile interrupt vector table Stortup Godo ADR I Eac The Function Printer NUIC Pripher (Rig) JONEN Ack. PICIGIC / out of mar street Peripheral

INT
Hardware
Software
out inst

AFIO Multi Youting

AFIO | EXTI | PIFIGID

Int

Signed men 5.00 | Id | CAn | Flork | Int

Stantant and

1) Determinism
Ly what hopping at any Point in timeline

2) Responsioness
Ly How Fast is the respons to external event

System

Super loop

Foreground / Backward

While(1) 2 3

**Determinism

** Simple hardward on No GTC

"Septwork

** Septwork

** Nigh responsive

** Low determinism

** Kigh Pewer Consumption

** Extr. hardwar

** Komple & Septwork

** Comple & Septwork

** Comple

Pelling

Event handling

Event handling

En - PIE


Shurt

Shurt

Short

Register

Execute ISR



Vector Bored Flexible Sift Ware defondent Hardware dependent Time latercy 1 time latency 1 eventy , Isk Facts OUT has fixed location

TIR - different (flesh) No change @ Rue time Start up Coda Burner TAT John LOX > ISR [] Ram } Start up Cods No need to disable GE IE

First Carlotte Committee

The Maria

Int. nesting Support Not support Nesting PIE Clearance GLE Pelliney

INF internal Softwan Int Non markable Reset maskable any Perph Not affected niturby Can be disabled At nor GICusing PIE Inst-Cycle with Int @ Complete execution of current instr. @ Stop main & clear PIF 3 Dis-676 11.W Ston 1 Push Pc - stock sw stur Pash Reg fils @ jump to UT | WIT & jump to IsR 6 enable GIE by SW @ P.P Rey. I PC (8) Cartison main Program

Latency of response

Latency o