



MCu - Architecture



L1, L2, L3:
Cache levels




Ready Block of memory

Hit miss


* Cache Coherence :: any change is updated within all caches

$$\text{Hit ratio} = \frac{\# \text{ hits}}{\# \text{ total}}$$




! Bus Fault


Limit Ram




I/O \Rightarrow interfacing





Architecture





one memory system




* Can't call Ram & Rom at same time *



I/O (harvard)






Bus set 1: C-lang LIS

Bus set 3: Assembly I/O

Pipeline





F d e
F d e
F d e
F d e

CISC & Von-neuman \rightarrow Can't support

RISC & Harvard only
1-cycle

Inst



Risc \rightarrow inst. \rightarrow 1 Cycle

8 MHz \rightarrow 8 mIPs

Clock Systems


electrical

Re-oscillator



Mechanical

material



Cost ↓ (✓)

Acc ↓

Settling time ↑

وقت الاستقرار

Noise:

Temp X RT

EMI X

Vibration ✓

Temp ✓

EMI ✓

Vib. X

Cost ~

Acc ~

Settling ~

Cost ↑

Acc ↑ (✓)

~~Settling~~ ↓ (✓)

Temp ✓

EMI ✓

Vib X

I/O interfacing


memory mapped → Ranges

GPIO

$$\text{Range} = (\text{Base} + \text{offset})$$

Base 0x0 Register 0x0
0x4
0x8

digital design



Specs [TRM]

Bus Bridges

