

# Hatim Kanchwala

BORN ON 7<sup>TH</sup> FEBRUARY 1995 IN INDORE, MADHYA PRADESH, INDIA

Engelbertstr. 12, 52078 Aachen, Germany

☎ +49 176 45 9995 53 | ✉ hatim.kanchwala@rwth-aachen.de | 🏠 hatimak.me | 📷 hatimak | 🌐 hatimak

## EDUCATION

2019 – 2022	<b>RWTH Aachen University</b> , M.Sc. IN ELECTRICAL ENGINEERING, INFORMATION TECHNOLOGY AND COMPUTER ENGINEERING	Grade 2,1	Aachen, Germany
2014 – 2018	<b>Indian Institute of Technology Patna</b> , B.TECH. IN ELECTRICAL ENGINEERING	CPI 7.32 / 10	Bihta (Patna), India
2011 – 2013	<b>Deogiri College</b> , CLASS XII MAHARASHTRA HIGHER SECONDARY CERTIFICATE	82.33%	Aurangabad, India
2001 – 2011	<b>Nath Valley School</b> , CLASS X CENTRAL BOARD OF SECONDARY EDUCATION	GPA 10 / 10	Aurangabad, India

## EXPERIENCE

MASTER THESIS | “FIELD-PROGRAMMABLE GATE ARRAY BASED REAL-TIME CONTROL AND SIMULATION”

**IEK-10, Forschungszentrum Jülich and Institute for Automation of Complex Power Systems**

Aachen, Germany

Supervisors: Univ.-Prof. Dr.-Ing. Andrea Benigni, Steffen Vogel, M. Sc., Dr.-Ing. Lukas Razik

Apr. 2021 – Dec. 2021

- Designing soft-core processor based on Xilinx MicroBlaze for control of real-time FPGA-based simulation of power systems.

STUDENT INTERN

**IEK-10, Forschungszentrum Jülich**

Jülich, Germany

Supervisor: Dr.-Ing. Lukas Razik

Oct. 2020 – Feb. 2021

- Worked on ORTiS toolchain for High-level Synthesis of power systems design.
- Performed several RTL and FPGA real-time simulations.
- Implemented data triggering to collect and transfer simulation data points.

STUDENT ASSISTANT

**Institute for Automation of Complex Power Systems, E.ON Energy Research Centre**

Aachen, Germany

Supervisor: Steffen Vogel, M. Sc.

May 2019 – Sept. 2020

- Worked on integrating FPGAs into the VILLAS co-simulation platform.
- Developed support wrapper modules for Aurora 8B10B IP cores.

SENIOR RESEARCH FELLOW

**“Underwater Target Motion Analysis with Passive Sensors”**

Control and Instrumentation

Lab, IIT Patna

Supervisor: Dr Shovan Bhaumik, Sponsor: Naval Physical & Oceanographic Laboratory (DRDO)

May 2018 – Nov. 2018

- Implemented advanced filters for Bearings-Only Tracking problem - Distributed Extended Kalman Filter, Shifted Rayleigh Filter, Particle Filter with Unscented Kalman Filter and Shifted Rayleigh Filter proposals, Particle Filter with MCMC, and Regularised Particle Filter.
- Simulated performance of these filters on actual field manoeuvres provided by sponsor, and prepared a comparative study. Shifted Rayleigh Filter outperforms other filters in terms of computational complexity while still being superior at tracking target.

B.TECH. THESIS | NOMINATED FOR THE BEST B.TECH. THESIS AWARD FROM DEPT OF ELECTRICAL ENGINEERING

**“Hardware Architecture of a Family of Sigma-Point Kalman Filters for Bayesian Estimation”**

IIT Patna

Supervisor: Dr Shovan Bhaumik

Aug. 2017 – May 2018

- Developed parallel architecture of Sigma-point filtering algorithms like UKF, CKF, etc.
- Designed and implemented on FPGA a parallel architecture to compute the Cholesky decomposition of a positive-definite matrix in  $\mathcal{O}(N)$  time complexity.
- Further optimised resource usage of parallel Cholesky decomposition architecture for maximum processor utilisation to achieve  $\mathcal{O}(\frac{1}{4}N^2)$  resource complexity, as compared to  $\mathcal{O}(\frac{1}{2}N^2)$  resource complexity of state-of-the-art.
- Using parallel Cholesky architecture, formulated and implemented linear time complexity matrix inverse routine to compute covariance inverses required by sigma-point filtering algorithms.
- Implemented Gaussian RNG based on CDF Inversion method using FPGA amenable LUT-SR Uniform RNG.
- Implemented all the parallel architectures using Verilog HDL and Xilinx Vivado on Xilinx Zynq-7000 ZC702 and Digilent Nexys4 DDR FPGA boards. Made use of open-source floating-point IP and several Xilinx Vivado IP.

**Free and Open Source Silicon Foundation**

Google Summer of Code 2017

Mentor: Dr Jeremy Bennett

May 2017 – Aug. 2017

- Built a model of EDSAC from original, albeit incomplete documentation, and from correspondences with members of “The EDSAC Replica Project” team (TNMOC, Bletchley Park, UK).
- Replicated EDSAC architecture and ISA on myStorm Lattice iCE FPGA board using Verilog HDL and open-source toolchain Yosys.
- Designed and implemented modified-UART communication protocol for external extensible I/O interfaces.
- Helped a team of students in UK build hardware reproduction of EDSAC memory delay line, teleprinter and paper tape reader.
- Final work product used at ChipHack 2017 workshop and presented work at ORConf 2017 conference during Wuthering Bytes festival in Hebden Bidge, UK.

**STUDENT DEVELOPER, “READ/WRITE MULTIPLE STATUS REGISTERS AND LOCK/UNLOCK MEMORY ON SPI CHIPS”**

Google Summer of Code 2016

**Coreboot (Flashrom)**

Feb. 2016 – Aug. 2016

- Designed multiple status registers model to abstract chip diversities across manufacturers into single consistent interface.
- Developed routines to lock/unlock memory space governed by bits in status registers, handle configuration bits, and automatically generate memory protection maps for some chips.
- Added functionality to access/lock OTP memory areas.
- Developed CLI to expose new infrastructure. Tested on physical GigaDevice SPI chips using Raspberry Pi and Teensy.

**SUMMER INTERN**

New Delhi, India

**Aficionado Ventures**

May 2016 – July 2016

- Aficionado was a startup helping restaurants procure quality produce from competitive collection of vendors.
- Designed reactive backend architecture - MeteorJS server, MongoDB database, Heroku/mLab web hosting, and Cordova for cross-platform mobile apps.
- Implemented MVP-stage marketplace platform from scratch with bilingual search for products in English/Hinglish.
- Worked with business team to conduct market research on restaurants and vendors.

## PROJECTS

**Biometric Attendance System Suitable for Economic and Low-power Limited-connectivity**

Innovation Centre, IIT Patna

**Remote Deployment**

Jan. 2015 – Oct. 2015

- Interfaced Atmel AT89S51 8051 microcontroller with R305 fingerprint reader and SIM900A GSM/GPRS module over serial port via multiplexer.
- Developed user interface using 16 × 2 LCD and keypad.
- Developed firmware in C and ASM. Microcontroller operations simulated in Proteus.

## ACHIEVEMENTS

2018	<b>Nominated for Best B.Tech. Thesis award</b> , Dept of Electrical Engineering	IIT Patna
2017	<b>Received full sponsorship to present “EDSAC Museum on FPGA” at ORConf 2017 open-source digital design conference</b>	Hebden Bridge, UK
2014	<b>Secured All India Rank 4997 (99.6156<sup>th</sup> percentile) in JEE Advanced</b> , All India Joint Entrance Exam	Pune, India
2010	<b>Received silver medal</b> , International Informatics Olympiad 2010	New Delhi, India
2010	<b>Secured rank 25 and received gold medal in the final round</b> , 9 <sup>th</sup> National Cyber Olympiad	New Delhi, India
2008	<b>Secured rank 156 in the final round</b> , 7 <sup>th</sup> National Cyber Olympiad	Aurangabad, India
2006	<b>Secured rank 196 in the final round</b> , 5 <sup>th</sup> National Cyber Olympiad	Aurangabad, India

## SKILLS

<b>Programming</b>	Verilog, C/C++, Python, Assembly, JavaScript, Java, Shell, HTML/CSS
<b>Software</b>	Xilinx Vivado, MATLAB, Simulink, NI LabVIEW, GNU/Linux, git/GitHub, gdb, Verilator, LaTeX, gnuplot, Mentor Graphics
<b>Hardware</b>	Xilinx Virtex & Zynq-7000 SoC, Digilent Nexys4 DDR, Raspberry Pi, Arduino, PIC Microcontroller, TMS320 DSP Chip
<b>Languages</b>	English (TOEFL 114/120), German (A2), Hindi ( <i>native</i> )