
Lab 3: Execution stage


In this lab, I just show the timing diagram, source code, and test bench of each component in the stage

- 1. Implementation
- A. 32-bit Mux




```
input sel;
output[31:0] y;
assign y = sel ? a: b;
```

B. 5-bit mux




C. ALU control unit



```
parameter R type = 2'b10;
parameter not valid =2'b11;
//functionality
parameter loadword func = 6'bxxxxxx;
parameter storeword func = 6'bxxxxxx;
parameter branch equal func =6'bxxxxxx;
parameter add func = 6'b100000;
parameter subtract func=6'b100010;
parameter AND func =6'b100100;
parameter OR func =6'b100101;
parameter set on less than func =6'b101010;
//alu_control_input
parameter ADD control = 3'b010;
parameter SUBTRACT control = 3'b110;
parameter OR control = 3'b001;
parameter AND control =3'b000;
parameter SET_ON_LESS_THAN_control = 3'b111;
initial begin
                  if( loadword func == 6'bxxxxxx || storeword func == 6'bxxxxxx)
                  begin
                  select = 3'b010;
                  end
                  else if (branch equal func == 6'bxxxxxx)
                  begin
                  select = 3'b110;
                  end
    end
always@*
case (ALUop)
LW: select = ADD control;
SW: select = ADD_control;
branch_equal: select = SUBTRACT_control;
R type:begin
```

```
case(function_bit)
              add_func: begin
              select = ADD_control;
              end
              subtract_func: begin
              select = SUBTRACT_control;
              end
              AND_func:
                            begin
              select = AND_control ;
              end
              OR_func: begin
              select = OR_control;
              end
              set_on_less_than_func: begin
              elect = SET_ON_LESS_THAN_control;
              end
              endcase
              end
  default: $display("Not available instruction");
  endcase
endmodule
```


D. ALU



```
output reg
                    zero,
output reg [31:0] result
    );
parameter add = 3'b010,
     subtract = 3'b110,
     and_alu = 3'b000,
     or_alu = 3'b001,
    set_on_less_than = 3'b111;
     always @* begin
    case (control)
     add: result \le A + B;
     subtract: result <= A - B;</pre>
     and_alu: result <= A&B;
     or_alu: result \leq A|B;
     set_on_less_than: result \leq (A\leqB)? 1:0;
     default: result <= 32'bx;
     endcase
            begin
                             if (result==0)
                             zero <=0;
                             end
```

end

E. Adder




```
add_out = add_in1 + add_in2;
  end
endmodule
'timescale 1ns / 1ps
// Company:
// Engineer: hau Tao
//
// Create Date: 11:18:57 11/25/2015
module The_EX_stage(
  input [1:0] ctlwb_out,
  input [2:0] ctlm_out,
  input [31:0] adder_out,
  input
            aluzero,
  input [31:0] alu_out,
  input [31:0] readdat2,
  input [4:0] mux_out,
  output reg[1:0] wb_ctlout,
  output reg [2:0] m_ctlout,
  output reg [31:0] add result,
  output reg
                  zero,
  output reg [31:0] alu_result,
  output reg [31:0] rdata2out,
  output reg [4:0] five_bit_muxout
      );
  always @*
      begin
      #5 // clock cycle of the latch
      wb_ctlout <= ctlwb_out;
```

m_ctlout <= ctlm_out;
add_result <= adder_out;</pre>

```
zero <= aluzero;
alu_result <= alu_out;
rdata2out <= readdat2;
five_bit_muxout<= mux_out;</pre>
```

end

F. EX latch



```
output reg[1:0] wb_ctlout,
output reg [2:0] m_ctlout,
output reg [31:0] add_result,
output reg
                    zero,
output reg [31:0] alu_result,
output reg [31:0] rdata2out,
output reg [4:0] five_bit_muxout
    );
always @*
     begin
     #5 // clock cycle of the latch
     wb_ctlout <= ctlwb_out;
             m_ctlout <= ctlm_out;
             add_result <= adder_out;</pre>
             zero <= aluzero;
             alu_result <= alu_out;</pre>
             rdata2out <= readdat2;</pre>
             five_bit_muxout<= mux_out;
     end
```

```
G. EX stage combination
'timescale 1ns / 1ps
// Company:
// Engineer: Hau Tao
//
// Create Date: 11:37:10 11/25/2015
// Design Name:
// Module Name:
                  EX stage combination
module EX stage combination(
  input [1:0] wb ctlout,
  input [2:0] m ctlout,
  input [3:0] ex_ctlout,
  input [31:0] npcout,
  input [31:0] rdata1out,
  input [31:0] rdata2out,
  input [31:0] s extendout,
  input [4:0] instrout 2016,
  input [4:0] instrout 1511,
  output wire [1:0] EX MEM wb ctlout,
  output wire [2:0] EX MEM m ctlout,
  output wire [31:0] EX MEM add result,
  output wire
                         EX MEM zero,
  output wire [31:0] EX MEM alu result,
  output wire [31:0] EX MEM rdata2out,
  output wire [4:0] EX MEM five bit muxout
  wire [4:0] mux 5bit output;
  wire [31:0] mux 32bit output;
  wire [2:0] alu input;
  wire alu zero output;
  wire [31:0] alu result output;
  wire [31:0] adder output;
  mux 32bit my mux 32bit (
       .a(s extendout),
      .b(rdata2out),
```

```
.sel(ex_ctlout[0]),
     .y(mux_32bit_output)
);
mux_EX my_mux_EX_5bit (
     .a(instrout_1511),
     .b(instrout_2016),
     .sel(ex_ctlout[3]),
     .y(mux_5bit_output)
);
ALU control unit my alu control unit (
     .function bit(s extendout[5:0]),
     .ALUop(ex_ctlout[2:1]),
     .select(alu_input)
);
alu my alu (
     .A(rdata1out),
     .B(mux_32bit_output),
     .control(alu_input),
     .zero(alu_zero_output),
     .result(alu_result_output)
);
adder my_adder (
     .add in1(npcout),
     .add in2(s extendout),
     .add out(adder output)
);
The EX stage EX register (
     .ctlwb out(wb ctlout),
     .ctlm_out(m_ctlout),
     .adder out(adder output),
     .aluzero(alu zero output),
     .alu out(alu result output),
     .readdat2(rdata2out),
     .mux_out(mux_5bit_output),
     .wb_ctlout(EX_MEM_wb_ctlout),
     .m ctlout(EX MEM m ctlout),
     .add_result(EX_MEM_add_result),
     .zero(EX_MEM_zero),
```

```
.alu_result(EX_MEM_alu_result),
    .rdata2out(EX_MEM_rdata2out),
    .five_bit_muxout(EX_MEM_five_bit_muxout)
);
```

```
2. Test Bench
   A. 32-bit Mux
`timescale 1ns / 1ps
// Company:
// Engineer: Hau Tao
// Create Date: 11:13:30 11/25/2015
// Design Name: mux 32bit
// Module Name: /home/hau/Desktop/lab3/test_mux_32bit.v
// Project Name: lab3
module test_mux_32bit;
 // Inputs
  reg [31:0] a;
 reg [31:0] b;
  reg sel;
 // Outputs
 wire [31:0] y;
 // Instantiate the Unit Under Test (UUT)
 mux_32bit uut (
      .a(a),
      .b(b),
      .sel(sel),
      .y(y)
 );
  initial begin
      a = 32'b01010;
      b = 32'b10101;
      sel = 1'b1;
     #10;
      a = 32'b00000;
```

```
#10
sel = 1'b1;
#10;
b = 32'b11111;
#5;
a = 32'b00101;
#5;
sel = 1'b0;
b = 32'b11101;
#5;
sel = 1'bx;
end
always @(a or b or sel)

#1 $display("At t = %0d sel =%b a =%b b=%b y=%b",$time, sel, a, b, y);
```

```
B. 5-bit Mux
`timescale 1ns / 1ps
// Company:
// Engineer: Hau Tao
//
// Create Date: 09:59:42 11/16/2015
// Design Name: mux EX
// Module Name: /home/hau/Desktop/lab3/test_mux_EX.v
module test_mux_EX;
 // Inputs
 reg [4:0] a;
 reg [4:0] b;
  reg sel;
 // Outputs
 wire [4:0] y;
 // Instantiate the Unit Under Test (UUT)
 mux_EX uut (
      .a(a),
      .b(b),
      .sel(sel),
      .y(y)
 );
 initial begin
     a = 5'b01010;
     b = 5'b10101;
     sel = 1'b1;
     #10;
     a = 5'b000000;
     #10
     sel = 1'b1;
```

```
#10;

b = 5'b11111;

#5;

a = 5'b00101;

#5;

sel = 1'b0;

b = 5'b11101;

#5;

sel = 1'bx;

end

always @(a or b or sel)

#1 $display("At t = %0d sel =%b a =%b b=%b y=%b",$time, sel, a, b, y);
```

```
C. ALU control unit
'timescale 1ns / 1ps
// Engineer: Hau Tao
// Create Date: 11:27:34 11/23/2015
// Design Name: ALU_control_unit
// Project Name: lab3
module test_alu_control_unit;
  // Inputs
  reg [5:0] function_bit;
  reg [1:0] ALUop;
 // Outputs
  wire [2:0] select;
  // Instantiate the Unit Under Test (UUT)
  ALU control unit uut (
      .function_bit(function_bit),
      .ALUop(ALUop),
      .select(select)
  );
  initial begin
      // Initialize Inputs
      function_bit = 6'b100000;
      ALUop = 2'b00;
      $monitor("ALUop =%b\t function bit =%b\tselect=%b", ALUop, function bit, select);
      #1
      ALUop = 2'b01;
      function bit = 6'b100000;
      #1
      ALUop = 2'b10;
      function_bit = 6'b100000;
```

```
#1
function_bit = 6'b100010;
#1
function_bit = 6'b100100;
#1
function_bit = 6'b100101;
#1
function_bit = 6'b101010;
#1
$finish;
end
```

end module

```
D. ALU
'timescale 1ns / 1ps
// Company:
// Engineer:hau tao
// Create Date: 21:13:13 11/24/2015
// Design Name: alu
module test_alu;
 // Inputs
  reg [31:0] A;
  reg [31:0] B;
  reg [2:0] control;
 // Outputs
  wire zero;
  wire [31:0] result;
 // Instantiate the Unit Under Test (UUT)
  alu uut (
      A(A)
      .B(B),
      .control(control),
      .zero(zero),
      .result(result)
  );
  initial begin
      // Initialize Inputs
      A \le b1010;
      B \le b0111;
      control <= 'b011;
      display("A=\%b\tB=\%b",A,B);
      $monitor("ALUOp=%b\tresult=%b",control, result);
      #1
```

```
control <= 'b100;
#1
control <= 'b010;
#1
control <= 'b111;
#1
control <= 'b011;
#1
control <= 'b100;
#1
control <= 'b000;
#1
$finish;</pre>
```

end

```
E. Adder
'timescale 1ns / 1ps
// Engineer: Hau Tao
//
// Create Date: 09:39:54 11/16/2015
// Design Name: adder
// Module Name: /home/hau/Desktop/lab3/test_adder.v
// Project Name: lab3
module test_adder;
  // Inputs
  reg [31:0] add_in1;
  reg [31:0] add_in2;
  // Outputs
  wire [31:0] add_out;
  // Instantiate the Unit Under Test (UUT)
  adder uut (
      .add_in1(add_in1),
      .add_in2(add_in2),
      .add_out(add_out)
  );
  initial begin
      // Initialize Inputs
      add in 1 = 0;
      add in 2 = 0;
      // Wait 100 ns for global reset to finish
      #10;
      add in 1 = 5;
      add_in2 = 12;
```

```
// Add stimulus here #2  $display("time = \%0d \cdot 1=\%0d \cdot add_in2=\%0d \cdot add_out=\%0d \cdot ", $time, add_in1, add_in2, add_out);  end  end module
```


```
E.EX latch
`timescale 1ns / 1ps
// Company:
// Engineer: Hau Tao
//
// Create Date: 18:21:21 11/25/2015
// Design Name: The EX stage
// Module Name: /home/hau/Desktop/lab3/testing EX latch.v
module testing EX latch;
  // Inputs
  reg [1:0] ctlwb out;
  reg [2:0] ctlm_out;
  reg [31:0] adder_out;
  reg aluzero;
  reg [31:0] alu out;
  reg [31:0] readdat2;
  reg [4:0] mux_out;
  // Outputs
  wire [1:0] wb_ctlout;
  wire [2:0] m_ctlout;
  wire [31:0] add_result;
  wire zero;
  wire [31:0] alu result;
  wire [31:0] rdata2out;
  wire [4:0] five_bit_muxout;
  // Instantiate the Unit Under Test (UUT)
  The_EX_stage uut (
      .ctlwb out(ctlwb out),
      .ctlm_out(ctlm_out),
      .adder_out(adder_out),
      .aluzero(aluzero),
```

```
.alu_out(alu_out),
     .readdat2(readdat2),
     .mux_out(mux_out),
     .wb_ctlout(wb_ctlout),
     .m_ctlout(m_ctlout),
     .add_result(add_result),
     .zero(zero),
     .alu_result(alu_result),
     .rdata2out(rdata2out),
     .five_bit_muxout(five_bit_muxout)
);
initial begin
     // Initialize Inputs
     ctlwb_out = 0;
     ctlm_out = 0;
     adder_out = 0;
     aluzero = 0;
     alu_out = 0;
     readdat2 = 0;
     mux_out = 0;
     #10
     ctlwb out = 1;
     ctlm_out = 2;
     adder_out = 3;
     aluzero = 0;
     alu_out = 5;
     readdat2 = 6;
     mux_out = 7;
```


end

3. Simulation

A. 32-bit mux



B. 5-bit mux



At t = 11 sel =1 a =00000 b=10101 y=00000

At t = 31 sel =1 a =00000 b=11111 y=00000

At t = 36 sel =1 a =00101 b=11111 y=00101

At t = 41 sel =0 a =00101 b=11101 y=11101

At t = 46 sel = x a = 00101 b = 11101 y = xx101


C.alu control unit

Name	Value	6,995 ps	6,996 ps	6,997 ps	6,998 ps	6,999 ps
 ■ select[2:0] ■ function_bit[5:0] ■ ALUop[1:0] 	111 101010 10			111 1010 10		

ALUop = 10 function_bit = 100010 select=110 ALUop = 10 function_bit = 100100 select=000 ALUop = 10 function_bit = 100101 select=001

ALUop = 10 function_bit = 101010select=111

D. ALU



Ŀ.	Adder

Value	999,992 ps	999,993 ps	999,994 ps	1999,995 ps	999,996 ps
000000000000000000000000000000000000000			0000	00000000000000	00000000010001
000000000000000000000000000000000000000			0000	00000000000000	000000000000101
000000000000000000000000000000000000000			0000	00000000000000	00000000001100
	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000

time = 12 add_in1=5 add_in2=12 add_out=17

F. EX latch

Name	Value	999,992 ps	999,993 ps	999,994 ps	1999,995 ps	999,
▶ 🥳 wb_ctlout[1:0]	1				1	8
m_ctlout[2:0]	2				2	
add_result[31:0]	3			E	3	10
e zero	Θ					
▶ Salu_result[31:0]	5			li e	5	ii .
rdata2out[31:0]	6				6	
Five_bit_muxout[4:0]	7			81	7	8
ctlwb_out[1:0]	1				1	
> 📷 ctlm_out[2:0]	2			Ú.	2	0
s adder_out[31:0]	3				3	
aluzero	0			<u> </u>		
> 🦏 alu_out[31:0]	5				5	
> 🥫 readdat2[31:0]	6				6	
> out[4:0]	7				7	

It's hard to test entire ex stage separately. As a mention of professor, I will test it when connecting all stages together