
DCCDL LAB3

Verilog


電機碩一 111521035 林豪澤

5. Compare the frequency-domain magnitude responses of ideal floating-point representation in 1 and fixed-point representation in 3 and 4. Please given some explanations about their performances. (20%)


the frequency-domain magnitude response for floating-point:



The frequency-domain magnitude response for fixed-point direct-form FIR filter:



the frequency-domain magnitude response for fixed-point transposed-form FIR filter:



第一張圖為floating-point的frequency response。與direct form、transposed form的 frequency response比較過後可以觀察到三者之間的magnitude並無太大的變化。

但是因為進行過truncation後其Phase出現了些微差距,隨著truncation之後的小數位越來越少,其與ideal的Phase差距越大。可以觀察到truncation之後的小數位越少其Phase變化的幅度越大。

6. Please implement the direct form FIR. Use x[n] as the input. Check the behavior and post-route simulation results. Compare the results with the Matlab floating-point results. (30%) Direct form behavior simulation:



-2519 \ 125428 \ \ 252166 \ \ 115595 \ \ -22090 \ \ 101320 \ \ 223753 \ \ 83151

20000 fold0 d9cld f6b5f 13cl0 f0es5 ce36c ebb30.095f6 e3437 c5649 e3c34 026f9 e160b e0946 e0277 00000 e0277 e0946 e160b 026f9 e3c34 c


> **W** x[0:19]

₩ memory x[0:160][0:19]

20000.fcdd0.d9


205712




















$\vec{\sigma}$ 1	vivado3_y =	[11124	8867	-10218	-21919	-19912	-23343	-32057	-20399
2		16288	53751	83980	122572	163987	175628	144851	87577
3		3996	-127967	-307150	-502663	-700552	-912442	-113147	9
4		-132635	7 -148	87584	-1634809	9 –17	71000	-1874583	3
5		-1944048	3 -200	04256	-206301	-2090009	9 -208	89445	
6		-2088920	0 -20	68280	-2008646	б -192	29669	-1851183	1
7		-1754868	3 -162	22578	-1474660	0 -133	31621	-117575	9
8		-989491	-793693	-609337	-419104	-205765	9562	205712	
9		399884	609283	812816	989440	1156538	1331571	1493784	
10		1622528	1735651	1851134	1948790	2008600	2049063	2088872	
11		2108569	2088873	2049064	2008600	1948790	1851134	1735651	
12		1622528	1493784	1331571	1156539	989441	812818	609285	
13		399886	205715	9565	-205762	-419102	-609335	-793691	
14		-989490	-1175758	3 -13	31621	-1474660	-162	22578	
15		-1754868	3 -18	51181	-1929669	9 -200	08646	-206827	9
16		-2088919	9 -208	39445	-2088920	0 -20	68280	-200864	6
17		-1929669	9 -18	51181	-1754868	3 -162	22578	-147466	0
18		-1331621	1 -11	75759	-989491	-793693	-609337	-419104	
19		-205765	9562	205712	399884	609283	812816	989440	
20		1156538	1331571	1493784	1622528	1735651	1851134	1948790	
21		2008600	2049063	2088872	2108569	2089964	2063336	2024129	
22		1949034	1841845	1726592	1602197	1449680	1277424	1113673	
23		960505	800515	641803	510493	405062	303527	209129	
24		143506	101474	58545	16588	-3165	-5660	-14892	
25		-28499	-24984	-9230	-5289	-10780	-3924	11048	11124];
									-

Post-Synthesis timing simulation:


















































Post-implementation timing simulation:



















































Show the errors of hardware outputs and Matlab floating-point results of direct from FIR by Matlab figures.




7. Please implement the transposed form. Note that modularity and parametric design can ease your loading. Use x[n] as the input. Check the behavior and post-route simulation results. Compare the results with the Matlab floating-point results. (30%)










transposed_fir_tb_behav.wcfq	* × transpo	osed_form_f													
ପ୍ 💾 ପ୍ ପ୍ 💥	- Γ H H	1 12 2	+F Fe												+
			3,160.000 ns												
Name	Value			3,200 ns		3,300 r	ns		3,400 ns		3,500 v	ıs		3,600 ns	
¼ dk	1														
¼ en_rst	0														
> W x[0:17]	2494	-28899	2494	-31358	-64907	-32611	0	-32611	-64907	-31358	2494	-28899	-60014	-25331	9597
> W memory_x[0:160][0:17]	32768,-3212,-3	32768,-3212,-	39161,-9513,202	28,-15447,-509	73,-20788,9597,-	25331,-60014,-2	28899,2494,-313	58,-64907,-3261	1,0,-32611,-6490	07,-31358,2494,	-28899,-60014,-	25331,9597,-207	88,-509		
> ₩ y[0:27]	135298	181965	135298	86931	41755	3991	-32184	-72786	-114159	-152253	-192095	-238099	-284575	-325475	-364189
> 😽 counter[31:0]	77	76	77	78	79	80	81	82	83	84	85	86	87	88	89


transposed_fir_tb_behav.wcf	* × transpo	osed	_form_fir_t	op.v ×												? 🗆 [
Q 💾 🙉 😡 💥	-		# #	+ [[⊕ ⊕												4
			,680.000 ns													
Name	Value		3,700	ns		3,800 ns		j3,900 ·	ns .		4,000 ns		4,100 r	ıs ,		4,200 ns
¼ clk	1	Ħ														
¼ en_rst	0	Ι														
> 🕨 x[0:17]	-20788	ΞX	-20788	-90973	-15447	20228	-9513	-39161	-3212	32767	3211	-26376	9512	45307	15446	-14
> W memory_x[0:160][0:17]	32768,-3212,-3	327	68,-3212,-391	61,-9513,20228,-	15447,-50973,-2	0788,9597,-2533	1,-60014,-28899	,2494,-31358,-	4907,-32611,0,-	-32611,-64907,-3	1358,2494,-2889	99,-60014,-25331	1,9597,-20788,-5	i09		1
> W y[0:27]	-404192	ΞX	-404192	-439642	-469068	-484953	-902167	-517072	-522236	-522363	-522237	-517073	-502167	-482420	-462800	-43
> 161 counter[31:0]	90	ΞX	90	91	92	93	94	95	96	97	98	99	100	101	102	103



transposed_fir_tb_behav.wcf	* × transp	osed_f	orm_fir_top.v	′ ×											?	0 0
ପ 💾 🙉 🔍 💥	+ i	l d	≛r +F													•
Name	Value		4,720.000 ns		4,800 ns		₁4,900 v	ıs		₁ 5,000 ns		5,100 r	ıs		5,200 ns	
¼ clk	1															+
¼ en_rst	0															
> 🕨 x[0:17]	31357	-630	31357	63041	28898	- 5S23	25330	55938	20787	-14564	15446	45307	9512	-26376	3211	χ
> W memory_x[0:160][0:17]	32768,-3212,-3	32768,	-3212,-39161,-	9513,20228,-1544	7,-50973,-2078	3,9597,-25331,-	60014,-28899,24	4,-31358,-6490	7,-32611,0,-326	11,-64907,-3135	8,2494,-28899,-6	0014,-25331,95	97,-20788,-509.		1	
> 🕨 y[0:27]	152296	99	152296	203176	247331	289104	332859	373416	405600	433881	462754	487165	502120	512236	522186	χ
> 6 counter[31:0]	116	115	116	117	118	119	120	121	122	123	124	125	126	127	128	X

ପ 💾 🔍 ପ୍ର	-	12 2	+ +												
			5,240.000 ns												
Name	Value			5,30	0 ns		5,400 ns		S,500 r	s		5,600 ns		5,700	ns
¼ dk	1														
¼ en_rst	0														
> ₩ x[0:17]	32768	3211	32768	χ					0						
> ₩ memory_x[0:160][0:17]	32768,-3212,-3	32768,-3212,	-39161,-9513,200	28,-15447,-90	0973,-20788,9597,-	25331,-60014,-2	8899,2494,-3135	3,-64907,-32611	,0,-32611,-6490	7,-31358,2494,	28899,-60014,-2	5331,9597,-2078	18,-509	- '	
> ₩ y[0:27]	527113	522186	527113	522460	S15804	506002	487226	460433	431616	400517	362388	319323	278388	240096	200099
	129	128	129	130	131	132	133	134	135	136	137	138	139	140	141

transposed_fir_tb_behav.wcf	g* × transpo	sed_f	orm_fir_															
ପ 💾 🙉 🔍	- Γ H H	12	±r	+[*
					5,760.000 ns													
Name	Value					5,800 ns			5,900 n	s		6,000 ns		6,100	ns		6,200 ns	1
¼ dk	1																	T
¼ en_rst	0									,								
> W x[0:17]	0										0							
> W memory_x[0:160][0:17]	32768,-3212,-3	32768,	-3212,-39	161,-9	513,20228,-154	47,-50973,-207	88,9597,-25331,-	60014,-28	1899,249	4,-31358,-6490	07,-32611,0,-32	611,-64907,-31	358,2494,-28899,	-60014,-25331,95	597,-20788,-509.	-		
> W y[0:27]	160425	24	20009	9	160425	127602	101247	7586	90	52265	35858	25357	14624	4138	-800	-1423	-3728	ΞX-
> 16 counter[31:0]	142	140	141	-	142	143	144	145	5	146	147	148	149	150	151	152	153	=χ=




1	vivado4_y =	[2780 2215 -2555 -5480 -4979 -5837 -8015 -5101 4074 13436 20995
2		30644 40999 43909 36216 21894 1000 -31989 -76787 -125665 -175137
3		-228110 -282865 -331586 -371896 -408702 -442749 -468647 -486013
4		-501069 -515077 -522508 -522363 -522237 -517073 -502167 -482420
5		-462800 -438720 -405648 -368670 -332909 -293944 -247381 -198435
6		-152346 -104795 -51457 2369 51408 99952 152296 203176 247331
7		289104 332859 373416 405600 433881 462754 487165 502120 512236
8		522186 527113 522187 512237 502120 487165 462754 433881 405600
9		373416 332859 289105 247332 203178 152298 99954 51411 2372
10		-51454 -104793 -152344 -198433 -247380 -293943 -332909 -368670
11		-405648 -438720 -462800 -482420 -502167 -517072 -522236 -522363
12		-522237 -517073 -502167 -482420 -462800 -438720 -405648 -368670
13		-332909 -293944 -247381 -198435 -152346 -104795 -51457 2369
14		51408 99952 152296 203176 247331 289104 332859 373416 405600
15		433881 462754 487165 502120 512236 522186 527113 522460 515804
16		506002 487226 460433 431616 400517 362388 319323 278388 240096
17		200099 160425 127602 101247 75860 52265 35858 25357 14624
18		4138 -800 -1423 -3728 -7130 -6251 -2311 -1325 -2696 -983 2760
19		2780];
20		


Post-synthesis timing simulation:


































Post-implementation timing simulation:














































Show the errors of hardware outputs and Matlab floating-point results of transposed from FIR by Matlab figures.




8. Find out the critical path of your design in Q5. Show the numbers of adders and multipliers in the critical path and list the timing information. (10%)


Setup time & critical path:







Print out the timing report.






Hold time & critical path:





Print out the timing report.




Show the numbers of adders and multipliers in the critical path

One adder + one multiplier in setup time critical path.

One adder + one multiplier in hold time critical path.


Mark the critical path of your direct-form FIR design in the block diagram. Also mark the input/output variable names and the word-lengths in the block diagram, which must be consistent with your Verilog codes.




input signed [0:19] input_x; //s2.17
output signed [0:29] output_y; //s11.18


9. Find out the critical path of your design in Q6. Show the numbers of adders and multipliers in the critical path and list the timing information. (10%)


Setup time & critical path:






Print out the timing report.






Hold time & critical path:



Print out the timing report.




Show the numbers of adders and multipliers in the critical path

One adder + one multiplier in setup time critical path.

One adder + one multiplier in hold time critical path.

Mark the critical path of your transposed form FIR in the block diagram. Also mark the input/output variable names and the word-lengths in the block diagram, which must be consistent with your Verilog codes.



input signed [0:17] input_x; #s2.15
output signed [0:27] output_y; #s11.16