
# **DCCDL LAB4**


# Verilog

# 電機碩一 111521035 林豪澤


- 6. Please depict the final architecture of the piece-wise parabolic interpolator (10%) and show the results of different word-length settings versus the root mean squared error for
- a. Wordlength of input (5%)
- b. Wordlength of  $\mu$  (5%)
- c. Wordlength of multiplier (by  $\mu$ ) (5%)
- d. Wordlength of adder (5%)




## a. Wordlength of input (5%)




## b. Wordlength of $\mu$ (5%)



## c. Wordlength of multiplier (by $\mu$ ) (5%)




## d. Wordlength of adder (5%)



7. Design your piece-wise parabolic interpolator of Farrow structure. Please note that your input will change every 8 clock cycles and your  $\mu$  value will change every clock cycle. Show the timing diagram of behavior simulation and post-route simulation results. Also depict the error between the Verilog outputs and Matlab floating-point outputs (30%) (1) behavior simulation:

First 10 results:



Last 10 results:





#### (2) post-Synthesis simulation:

### 100 ns global reset:



First 10 results:






Last 10 results:






### (3) post-Implementation simulation:


#### 100 ns global reset:




First 10 results:



Last 10 results:



#### (4) the error between the Verilog outputs and Matlab floating-point outputs



#### Matlab first 10 results:

#### Matlab last 10 results:

[ -3178 -3647 -4097 -4636 -5128 -5573 -5971 -6323 -6627 -6885 ]

8. Show your timing report and critical path. Check if the critical path is reasonable. (10%)


## Timing report:

Setup		Hold		Pulse Width					
Worst Negative Slack (WNS):	10.376 ns	Worst Hold Slack (WHS):	0.279 ns	Worst Pulse Width Slack (WPWS):	9.500 ns				
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns				
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0				
Total Number of Endpoints:	27	Total Number of Endpoints:	27	Total Number of Endpoints:	43				


#### Setup time:

Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Logic %	Net %	Requirement	Source Clock	Destination Clock
∨ □ Unconstrained	□ Unconstrained Paths (1)													
∨ □ (none) (10)														
1→ Path 11		6	6	15	xin[12]	mult_result1/A[20]	5.913	2.058	3.855	34.8	65.2		input port clock	
1→ Path 12		6	6	15	xin[12]	mult_result1/A[21]	5.913	2.058	3.855	34.8	65.2		input port clock	
1→ Path 13		6	6	15	xin[12]	mult_result1/A[22]	5.913	2.058	3.855	34.8	65.2		input port clock	
1→ Path 14		6	6	15	xin[12]	mult_result1/A[23]	5.913	2.058	3.855	34.8	65.2		input port clock	
1→ Path 15		6	6	15	xin[12]	mult_result1/A[16]	5.877	2.058	3.819	35.0	65.0		input port clock	
1→ Path 16		6	6	15	xin[12]	mult_result1/A[17]	5.877	2.058	3.819	35.0	65.0	•	input port clock	
1→ Path 17		6	6	15	xin[12]	mult_result1/A[18]	5.877	2.058	3.819	35.0	65.0		input port clock	
1→ Path 18	00	6	6	15	xin[12]	mult_result1/A[19]	5.877	2.058	3.819	35.0	65.0		input port clock	
1→ Path 19		6	6	15	xin[12]	mult_result1/A[24]	5.746	2.058	3.688	35.8	64.2		input port clock	
1→ Path 20		6	6	15	xin[12]	mult_result1/A[25]	5.746	2.058	3.688	35.8	64.2		input port clock	

#### Hold time:




### critical path:



此次設計為了提高其運算速度採用了 pipeline 的設計,在 v0, v1, v2 之輸出擺上一個 latch 來減少 setup time,防止訊號走太長的路徑與經過太多運算,從而導致運算出錯。

這一路徑經過 1 次位移後分別經過了三顆加法器,最後到達與 mu 相乘的乘法器 前的 latch。此一路徑作為本設計架構的 critical path 學生認為很合理。

- 9. Compare to the post-route simulation results (by Matlab figure.) (10%) and show your measurement results on your hardcopy before the deadline. (10%) (Demo to TA until 11/14. (10%))
- (1) Compare to the post-route simulation results (by Matlab figure.)



#### (2) FPGA result

#### First 10 result:





#### Last 10 result:



