

# Digital Communication Circuits Laboratory

## Lab. 6

### Fast Fourier Transform (FFT)

(First Part: 12/5, Second Part: 12/16)

#### I. Purpose

In this lab., we will learn the principle of FFT operation and to realize how to use hardware to implement discrete Fourier transform.

#### II. Principle

Discrete Fourier transform is widely used in signal processing to transform periodic discrete signal between time domain and frequency domain. Given time-domain signal  $x_n$  and frequency-domain signal  $X_k$ , its equations are provided as follows.

$$X_k = \sum_{n=0}^{N-1} x_n e^{-j2\pi nk/N}, \quad k = 0, 1, \dots, N-1 \quad (1)$$

$$x_n = \frac{1}{N} \sum_{k=0}^{N-1} X_k e^{j2\pi nk/N}, \quad n = 0, 1, \dots, N-1 \quad (2)$$

where  $x_n$  and  $X_k$  are time-domain and frequency-domain signals,  $N$  is the period. The computation complexity of discrete Fourier transform is quite large. Its multiplication complexity is  $O(N^2)$ , which is proportional to the signal period. When  $N$  is power of 2, we have a fast algorithm to implement the discrete Fourier transform so that the multiplication complexity can be reduced to  $O(N \log_2 N)$ . In this lab, we will implement 32-point fast Fourier transform.

##### A. Fast Fourier transform (FFT) algorithm

In this lab., we will use the radix-2 FFT algorithm. The discrete Fourier transform can be written as  $X_k = \sum_{n=0}^{N-1} x_n W_N^{nk}$ , where  $W_N = e^{-j2\pi/N}$ . Separating the frequency-domain signal into the even-indexed part and the odd-indexed part, we can obtain  $X_{2r} = \sum_{n=0}^{N-1} x_n W_N^{2rn}$  and  $X_{2r+1} = \sum_{n=0}^{N-1} x_n W_N^{(2r+1)n}$ . The time-domain signal is then further classified into the first half and the second half. Thus,

$$\begin{aligned} X_{2r} &= \sum_{n=0}^{\frac{N}{2}-1} x_n W_N^{2rn} + \sum_{n=\frac{N}{2}}^{N-1} x_n W_N^{2rn} \\ &= \sum_{n=0}^{N/2-1} x_n (W_N^2)^{rn} + \sum_{n=0}^{N/2-1} x_{(n+\frac{N}{2})} (W_N^2)^{r(n+\frac{N}{2})}. \end{aligned} \quad (3)$$

Because  $(W_N^2)^{r(n+\frac{N}{2})} = W_N^{2rn} W_N^{rN} = W_N^{2rn}$ , Eq. (3) can be further simplified as

$$\begin{aligned}
X_{2r} &= \sum_{n=0}^{N/2-1} x_n (W_N^2)^{rn} + \sum_{n=0}^{N/2-1} x_{(n+\frac{N}{2})} (W_N^2)^{rn} \\
&= \sum_{n=0}^{N/2-1} \left( x_n + x_{(n+\frac{N}{2})} \right) W_{N/2}^{rn}
\end{aligned} \tag{4}$$

It can be regarded as  $N/2$ -point discrete Fourier transform of the new samples that are generated by adding the first half to the second half. Similarly, the frequency-domain odd-indexed part can be written as

$$\begin{aligned}
X_{2r+1} &= \sum_{n=0}^{N/2-1} x_n W_N^{(2r+1)n} + \sum_{n=N/2}^{N-1} x_n W_N^{(2r+1)n} \\
&= \sum_{n=0}^{N/2-1} x_n W_N^{(2r+1)n} + \sum_{n=0}^{N/2-1} x_{(n+\frac{N}{2})} W_N^{(2r+1)(n+\frac{N}{2})}.
\end{aligned} \tag{5}$$

Because  $W_N^{n+N/2} = -W_N^n$ , Eq. (5) becomes

$$\begin{aligned}
X_{2r+1} &= \sum_{n=0}^{N/2-1} x_n W_N^{(2r+1)n} - \sum_{n=0}^{N/2-1} x_{(n+\frac{N}{2})} W_N^{(2r+1)n} \\
&= \sum_{n=0}^{\frac{N}{2}-1} \left( x_n - x_{(n+\frac{N}{2})} \right) W_N^n W_{N/2}^{rn}.
\end{aligned} \tag{6}$$

It can be interpreted as the  $N/2$ -point discrete Fourier transform of the new samples that are generated by multiplying  $W_N^n$  to the addition output of the first half and the second half.  $W_N^n$  is called twiddle factor. Fig. 1 shows the data flow of decomposition of one 8-point discrete Fourier transform into two 4-point discrete Fourier transforms.




Fig. 1 Decomposition of 8-point discrete Fourier transform

If we proceed the decomposition to compute every  $N/2$ -point discrete Fourier transform by two  $N/4$ -point discrete Fourier transform, then we can obtain the fast algorithm to compute  $N$ -point discrete Fourier transform.

$$X_{4m} = G_{2m} = \sum_{n=0}^{\frac{N}{2}-1} g_n W_{N/2}^{2mn} = \sum_{n=0}^{\frac{N}{2}-1} (g_n + g_{n+N/4}) W_{N/4}^{mn} \tag{7}$$

$$X_{4m+2} = G_{2m+1} = \sum_{n=0}^{\frac{N}{2}-1} g_n W_{N/2}^{2mn+n} = \sum_{n=0}^{\frac{N}{2}-1} (g_n - g_{n+N/4}) W_{N/2}^n W_{N/4}^{mn} \quad (8)$$

Fig. 2 shows the signal flow graph (SFG) of an 8-point fast Fourier transform. It is called decimation-in-frequency FFT because the frequency domain samples do not appear in the normal order.




Fig. 2 Signal flow graph (SFG) of an 8-point fast Fourier transform.

To make the frequency-domain samples output in order, we need to re-arrange the decimated frequency-domain samples. Observing the sequence indexes, we can realize that the outputs are in an order that uses the bit-reversed binary representation, as shown in Fig. 3. Consequently, if we want to get output in order, we only need to reverse the binary representation of the index. This operation is called bit-reversal or bit-reverse re-ordering.

<b>x[n]</b>	<b>0</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	
	<b>000</b>	<b>001</b>	<b>010</b>	<b>011</b>	<b>100</b>	<b>101</b>	<b>110</b>	<b>111</b>	<b>A[2]A[1]A[0]</b>
→									
<b>X[k]</b>	<b>0</b>	<b>4</b>	<b>2</b>	<b>6</b>	<b>1</b>	<b>5</b>	<b>3</b>	<b>7</b>	
	<b>000</b>	<b>100</b>	<b>010</b>	<b>110</b>	<b>001</b>	<b>101</b>	<b>011</b>	<b>111</b>	<b>A[0]A[1]A[2]</b>

Fig. 3 Frequency-domain samples in bit-reversed order.

#### B. Pipelined architecture for FFT

In this lab., we will implement the fast Fourier transform by pipelined architecture, named multi-path delay commutator (MDC) architecture, which processes two inputs and generates two outputs at each clock cycle. Fig. 4 is the block diagram of an 8-point MDC FFT by cascading three stages. Each processing stage contains delay buffers, a butterfly unit, and a multiplier. The butterfly unit computes addition and subtraction of two input signals. The commutator and delay buffers adjust the input

sequence. The multiplier handles the twiddle-factor multiplication. We also need to control the multiplicand to the multipliers to arrange the correct twiddle factor for multiplication.




Fig. 4 pipelined architecture for 8-point FFT.




Fig. 5 Two modes of the commutator.




Fig. 6 Butterfly unit

Using 8-point FFT as an example, we can realize the operation of the radix-2 multi-path delay commutator architecture with the signal-flow graph. As shown in Table I, two inputs of the butterfly unit are labeled as the upper input and the lower input. Similarly, it has the upper output and the lower output. Assume that input signals are denoted as  $x_0, x_1, \dots, x_7$ . The sum of  $x_k$  and  $x_{k+N/2}$  is denoted as  $g_k$ . The difference of  $x_k$  and  $x_{k+N/2}$  is denoted as  $h_k$ .  $p_k$  is the sum of  $g_k$  and  $g_{k+N/4}$ .  $q_k$  is the difference of  $g_k$  and  $g_{k+N/4}$ .  $m_k$  is the sum of  $h'_k$  and  $h'_{k+N/4}$ .  $n_k$  is the difference of  $h'_k$  and  $h'_{k+N/4}$ .  $h'_k$  is the output of  $h_k$  multiplied by the twiddle factor.

Table I The sequence of 8-point FFT implemented by MDC architecture

	Time	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Stage 1	Commutator LI	$x_0$	$x_1$	$x_2$	$x_3$	$x_4$	$x_5$	$x_6$	$x_7$	$y_0$	$y_1$	$y_2$	$y_3$	$y_4$	$y_5$	$y_6$
	Commutator UO	$x_0$	$x_1$	$x_2$	$x_3$					$y_0$	$y_1$	$y_2$	$y_3$			
	Commutator LO					$x_4$	$x_5$	$x_6$	$x_7$					$y_4$	$y_5$	$y_6$
	Butterfly UI					$x_0$	$x_1$	$x_2$	$x_3$					$y_0$	$y_1$	$y_2$
	Butterfly LI					$x_4$	$x_5$	$x_6$	$x_7$					$y_4$	$y_5$	$y_6$
	Butterfly UO					$g_0$	$g_1$	$g_2$	$g_3$							
	Butterfly LO					$h_0$	$h_1$	$h_2$	$h_3$							
	Multiplier					$W_8^0$	$W_8^1$	$W_8^2$	$W_8^3$					$W_8^0$	$W_8^1$	$W_8^2$
Stage 2	Commutator UI					$g_0$	$g_1$	$g_2$	$g_3$							
	Commutator LI							$h'_0$	$h'_1$	$h'_2$	$h'_3$					
	Commutator UO					$g_0$	$g_1$	$h'_0$	$h'_1$							
	Commutator LO							$g_2$	$g_3$	$h'_2$	$h'_3$					
	Butterfly UI							$g_0$	$g_1$	$h'_0$	$h'_1$					
	Butterfly LI							$g_2$	$g_3$	$h'_2$	$h'_3$					
	Butterfly UO							$p_0$	$p_1$	$m_0$	$m_1$					
	Butterfly LO							$q_0$	$q_1$	$n_0$	$n_1$					
	Multiplier							$W_8^0$	$W_8^2$	$W_8^0$	$W_8^2$					

Stage 3	Commutator UI							$p_0$	$p_1$	$m_0$	$m_1$						
	Commutator LI								$q'_0$	$q'_1$	$n'_0$	$n'_1$					
	Commutator UO							$p_0$	$q'_0$	$m_0$	$n'_0$						
	Commutator LO								$p_1$	$q'_1$	$m_1$	$n'_1$					
	Butterfly UI								$p_0$	$q'_0$	$m_0$	$n'_0$					
	Butterfly LI								$p_1$	$q'_1$	$m_1$	$n'_1$					
	Butterfly UO								$X_0$	$X_2$	$X_1$	$X_3$					
	Butterfly LO								$X_4$	$X_6$	$X_5$	$X_7$					

### C. Lookup table for twiddle factor

Twiddle factor can be saved in a table with the possible sin and cosine values. Use the counter to control the table output as the multiplicand to the multiplier.

### D. Inverse Fourier transform

From the duality of DFT and IDFT in Eqs. (1) and (2), we can see that the inverse FFT can be interpreted as the following operation.

$$x_n = \frac{1}{N} \sum_{k=0}^{N-1} X_k e^{j2\pi nk/N} = \frac{1}{N} \left( \sum_{k=0}^{N-1} (X_k)^* e^{-j2\pi nk/N} \right)^*$$

It can be interpreted as using the complex conjugate frequency domain signal  $(X_k)^*$  as the input and then sending it to the FFT module. The time-domain signal  $x_n$  can be obtained by the complex conjugate of the FFT output divided by  $N$ . However, since  $N$  is power of 2, it is not necessary to implement a divider. We only need to change the scaling when we translate the fixed-point integer to the true values. Hence, the IFFT can be implemented by the FFT module with change of the sign values of the imaginary part of the FFT inputs and outputs.

We can extend the concept of the 8-point FFT architecture to the 32-point FFT operation. The hardware architecture of 32-point FFT is shown in Fig. 6.




Fig. 7 Architecture of the 32-point FFT operation.

### III. Procedures

1. Design the commutator and butterfly in Fig. 5 and Fig. 6 so that the commutator and butterfly can perform switch and bypass operation. Given that there is a counter counting from 0 to  $N - 1$  when the first valid input enters into the  $N$ -point FFT module. Show your control signal that sends to the commutator module at each stage to control two operation modes. (0: switch, 1: bypass operation)
  2. From Table I, derive your control signal to the complex multiplier block to control the multiplication and bypass operation. (0: Multiplication, 1: bypass operation)
  3. Design the bit-reversal module so that the decimated frequency-domain samples can be sent out in order. You can allocate 2 memory arrays, each having 32 elements. The FFT output is first saved in the memory array 1 and the normal-order output is then fetched from the memory array 2.
  4. Given a set  $S = \{1+j, 1-j, -1+j, -1-j\}$ , please randomly generate 8 samples from the set  $S$ , denoted as  $Y_0 \sim Y_7$ . Use Matlab command "ifft" to transform  $Y_0 \sim Y_7$  into the time-domain signal  $x_0 \sim x_7$ . Write Matlab program to implement MDC FFT. Use  $x_0 \sim x_7$  as the MDC FFT input. Denote the MDC FFT output as  $X_0 \sim X_7$ . Check its difference with  $Y_0 \sim Y_7$ .
  5. Implement the 8-point MDC FFT by Verilog. Use  $x_0 \sim x_7$  as the FFT input. Denote the FFT output as  $X_0 \sim X_7$ . Check its difference with  $Y_0 \sim Y_7$ . Assume that the input signal is represented by 13 bits including the sign bit. Increase the word-length of each stage by one bit to avoid overflow after the butterfly operation, namely the output word-lengths of 3 stages are 14, 15, and 16.
- 
6. Given a set  $S = \{1+j, 1-j, -1+j, -1-j\}$ , please randomly generate 32 samples from the set  $S$ , denoted as  $Y_0 \sim Y_{31}$ . Then, send  $Y_0 \sim Y_{31}$  as the input to your MDC IFFT program to obtain  $y_0 \sim y_{31}$ . Use Matlab command "fft" to transform  $y_0 \sim y_{31}$  into the frequency-domain signal  $X_0 \sim X_{31}$ . Check its difference with  $Y_0 \sim Y_{31}$ .
  7. Write the Verilog codes. Assume that the input signal is represented by 11 bits including the sign bit. Increase the word-length of each stage by one bit to avoid overflow after the butterfly operation, namely the output word-lengths of 5 stages are 12, 13, 14, 15, and 16 bits, respectively. Verify the hardware simulation results

- and the Matlab simulation results. Check its difference with  $Y_0 \sim Y_{31}$
8. Program your codes into FPGA and show your measurement results. (60/200)

#### IV. Results

1. Draw your block diagram for the butterfly and commutator modules and explain the timing diagram of the control signals to the commutator modules at all the stages.
  2. Draw the timing diagram of the control signals to the complex multiplier blocks at all the stages.
  3. Show your design for bit-reversal module to allow the frequency-domain samples appearing in order.
  4. Use Matlab program to implement 8-point MDC FFT architecture and the bit-reversal module. Draw the real-part and imaginary-part of  $X_0 \sim X_7$ . Compare them with the real-part and imaginary-part of  $Y_0 \sim Y_7$ . Depict the error.
  5. Show the timing diagram of your Verilog behavior and post-route simulation results of 8-point MDC FFT. Compare with the Matlab results to check your implementation error. Depict the error of the real part and imaginary part of each point using figures.
- =====
6. Use Matlab program to implement 32-point MDC IFFT architecture and the bit-reversal module. Draw the real-part and imaginary-part of  $y_0 \sim y_{31}$  and  $X_0 \sim X_{31}$ . Compare them with the real-part and imaginary-part of  $Y_0 \sim Y_{31}$ . Depict the error.
  7. Show the timing diagram of your Verilog behavior and post-route simulation results of 32-point MDC IFFT. Compare with the Matlab results to check your implementation error. Depict the error.
  8. Show your measurement results and paste the measurement results in your report. (demo until 12/19)