


DCCDL LAB3

Verilog


電機碩一 111521035 林豪澤

5. Compare the frequency-domain magnitude responses of ideal floating-point representation in 1 and fixed-point representation in 3 and 4. Please given some explanations about their performances. (20%)


the frequency-domain magnitude response for floating-point:



The frequency-domain magnitude response for fixed-point direct-form FIR filter:



the frequency-domain magnitude response for fixed-point transposed-form FIR filter:









第一張圖為floating-point的frequency response。與direct form、transposed form的frequency response比較過後可以觀察到三者之間的magnitude並無太大的變化。

但是因為進行過truncation後其Phase出現了些微差距，隨著truncation之後的小數位越來越少，其與ideal的Phase差距越大。可以觀察到truncation之後的小數位越少其Phase變化的幅度越大。

6. Please implement the direct form FIR. Use $x[n]$ as the input. Check the behavior and post-route simulation results. Compare the results with the Matlab floating-point results. (30%)

Direct form behavior simulation:



















```


1  vivado3_y = [11124 8867 -10218 -21919 -19912 -23343 -32057 -20399
2              16288 53751 83980 122572 163987 175628 144851 87577
3              3996 -127967 -307150 -502663 -700552 -912442 -1131479
4              -1326357 -1487584 -1634809 -1771000 -1874583
5              -1944048 -2004256 -206301 -2090009 -2089445
6              -2088920 -2068280 -2008646 -1929669 -1851181
7              -1754868 -1622578 -1474660 -1331621 -1175759
8              -989491 -793693 -609337 -419104 -205765 9562 205712
9              399884 609283 812816 989440 1156538 1331571 1493784
10             1622528 1735651 1851134 1948790 2008600 2049063 2088872
11             2108569 2088873 2049064 2008600 1948790 1851134 1735651
12             1622528 1493784 1331571 1156539 989441 812818 609285
13             399886 205715 9565 -205762 -419102 -609335 -793691
14             -989490 -1175758 -1331621 -1474660 -1622578
15             -1754868 -1851181 -1929669 -2008646 -2068279
16             -2088919 -2089445 -2088920 -2068280 -2008646
17             -1929669 -1851181 -1754868 -1622578 -1474660
18             -1331621 -1175759 -989491 -793693 -609337 -419104
19             -205765 9562 205712 399884 609283 812816 989440
20             1156538 1331571 1493784 1622528 1735651 1851134 1948790
21             2008600 2049063 2088872 2108569 2089964 2063336 2024129
22             1949034 1841845 1726592 1602197 1449680 1277424 1113673
23             960505 800515 641803 510493 405062 303527 209129
24             143506 101474 58545 16588 -3165 -5660 -14892
25             -28499 -24984 -9230 -5289 -10780 -3924 11048 11124];







```

Post-Synthesis timing simulation:
































Post-implementation timing simulation:
















Show the errors of hardware outputs and Matlab floating-point results of direct form FIR by Matlab figures.




7. Please implement the transposed form. Note that modularity and parametric design can ease your loading. Use $x[n]$ as the input. Check the behavior and post-route simulation results. Compare the results with the Matlab floating-point results. (30%)

Behavior simulation:
















```





1 vivado4_y = [ 2780 2215 -2555 -5480 -4979 -5837 -8015 -5101 4074 13436 20995 ...
2               30644 40999 43909 36216 21894 1000 -31989 -76787 -125665 -175137 ...
3               -228110 -282865 -331586 -371896 -408702 -442749 -468647 -486013 ...
4               -501069 -515077 -522508 -522363 -522237 -517073 -502167 -482420 ...
5               -462800 -438720 -405648 -368670 -332909 -293944 -247381 -198435 ...
6               -152346 -104795 -51457 2369 51408 99952 152296 203176 247331 ...
7               289104 332859 373416 405600 433881 462754 487165 502120 512236 ...
8               522186 527113 522187 512237 502120 487165 462754 433881 405600 ...
9               373416 332859 289105 247332 203178 152298 99954 51411 2372 ...
10              -51454 -104793 -152344 -198433 -247380 -293943 -332909 -368670 ...
11              -405648 -438720 -462800 -482420 -502167 -517072 -522236 -522363 ...
12              -522237 -517073 -502167 -482420 -462800 -438720 -405648 -368670 ...
13              -332909 -293944 -247381 -198435 -152346 -104795 -51457 2369 ...
14              51408 99952 152296 203176 247331 289104 332859 373416 405600 ...
15              433881 462754 487165 502120 512236 522186 527113 522460 515804 ...
16              506002 487226 460433 431616 400517 362388 319323 278388 240096 ...
17              200099 160425 127602 101247 75860 52265 35858 25357 14624 ...
18              4138 -800 -1423 -3728 -7130 -6251 -2311 -1325 -2696 -983 2760 ...
19              2780];
20

```


Post-synthesis timing simulation:




















Post-implementation timing simulation:














Show the errors of hardware outputs and Matlab floating-point results of transposed from FIR by Matlab figures.



8. Find out the critical path of your design in Q5. Show the numbers of adders and multipliers in the critical path and list the timing information. (10%)

Setup time & critical path:



Print out the timing report.

Tcl Console

Messages

Log

Reports

Design Runs

Timing x

Q

≡

⏏

↺

📁

●

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (51)

Intra-Clock Paths

Inter-Clock Paths

Other Path Groups

User Ignored Paths

Unconstrained Paths

Setup

Hold

Pulse Width

Worst Negative Slack (WNS):

7.939 ns

Worst Hold Slack (WHS):

0.158 ns

Worst Pulse Width Slack (WPWS):

4.500 ns

Total Negative Slack (TNS):

0.000 ns

Total Hold Slack (THS):

0.000 ns

Total Pulse Width Negative Slack (TPWS):

0.000 ns

Number of Failing Endpoints:

0

Number of Failing Endpoints:

0

Number of Failing Endpoints:

0

Total Number of Endpoints:

1133

Total Number of Endpoints:

1133

Total Number of Endpoints:



659

All user specified timing constraints are met.

Timing Summary - timing_1

Timing Checks - Setup									
Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay
Unconstrained Paths (1)									
(none) (10)									
Path 11	∞	12	13	2	mutter33mul_resultCLK	output_0[0]	11.471	9.252	2.219
Path 12	∞	11	12	2	mutter33mul_resultCLK	output_4[4]	11.357	9.138	2.219
Path 13	∞	12	13	2	mutter33mul_resultCLK	output_1[1]	11.354	9.135	2.219
Path 14	∞	11	12	2	mutter33mul_resultCLK	output_2[2]	11.341	9.122	2.219
Path 15	∞	11	12	2	mutter33mul_resultCLK	output_3[3]	11.284	9.045	2.219
Path 16	∞	10	11	2	mutter33mul_resultCLK	output_8[8]	11.243	9.024	2.219
Path 17	∞	11	12	2	mutter33mul_resultCLK	output_5[5]	11.240	9.021	2.219
Path 18	∞	10	11	2	mutter33mul_resultCLK	output_6[6]	11.227	9.008	2.219
Path 19	∞	10	11	2	mutter33mul_resultCLK	output_7[7]	11.150	8.931	2.219
Path 20	∞	10	11	2	mutter33mul_resultCLK	output_9[9]	11.126	8.907	2.219

Hold time & critical path:



Print out the timing report.

Tcl Console Messages Log Reports Design Runs Timing x

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 7.939 ns	Worst Hold Slack (WHS): 0.158 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 1133	Total Number of Endpoints: 1133	Total Number of Endpoints: 659

All user specified timing constraints are met.

Timing Summary - timing_1

Tcl Console Messages Log Reports Design Runs Timing x

Timing Checks - Hold


Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Logic %	Net %	Requirement	Source Clock	Destination Clock
Path 1	∞	7	7	19	memory_x_reg32[1]C	adder32/output_inst_1_VCO[1]	1.460	0.905	0.555	62.0	38.0	∞	clk	
Path 2	∞	7	7	19	memory_x_reg32[1]C	adder32/output_inst_1_VCO[2]	1.480	0.925	0.555	62.5	37.5	∞	clk	
Path 3	∞	7	7	19	memory_x_reg32[1]C	adder32/output_inst_1_VCO[0]	1.492	0.937	0.555	62.8	37.2	∞	clk	
Path 4	∞	8	8	19	memory_x_reg32[1]C	adder32/output_inst_1_VCO[1]	1.499	0.944	0.555	63.0	37.0	∞	clk	
Path 5	∞	8	8	19	memory_x_reg32[1]C	adder32/output_inst_1_VCO[2]	1.519	0.964	0.555	63.5	36.5	∞	clk	
Path 6	∞	8	8	19	memory_x_reg32[1]C	adder32/output_inst_1_VCO[0]	1.531	0.976	0.555	63.8	36.2	∞	clk	
Path 7	∞	9	9	19	memory_x_reg32[1]C	adder32/output_inst_1_VCO[0]	1.570	1.015	0.555	64.7	35.3	∞	clk	
Path 8	∞	7	8	19	memory_x_reg32[1]C	output_f[10]	2.996	2.004	0.892	69.2	30.8	∞	clk	
Path 9	∞	8	9	19	memory_x_reg32[1]C	output_f[9]	2.999	2.107	0.892	70.3	29.7	∞	clk	
Path 10	∞	8	9	19	memory_x_reg32[1]C	output_f[7]	3.011	2.119	0.892	70.4	29.6	∞	clk	

Show the numbers of adders and multipliers in the critical path

One adder + one multiplier in setup time critical path.

One adder + one multiplier in hold time critical path.



Mark the critical path of your direct-form FIR design in the block diagram. Also mark the input/output variable names and the word-lengths in the block diagram, which must be consistent with your Verilog codes.



```
input signed [0:19] input_x; //s2.17
output signed [0:29] output_y; //s11.18
```

9. Find out the critical path of your design in Q6. Show the numbers of adders and multipliers in the critical path and list the timing information. (10%)

Setup time & critical path:



Print out the timing report.

Timing			
Design Timing Summary			
General Information			
Timer Settings			
Design Timing Summary			
Clock Summary (1)			
> Check Timing (47)			
Intra-Clock Paths			
clk			
Setup 5.190 ns (10)			
Hold 0.183 ns (10)			
Pulse Width 4.500 ns (30)			
Setup	Hold	Pulse Width	
Worst Negative Slack (WNS): 5.190 ns	Worst Hold Slack (WHS): 0.183 ns	Worst Pulse Width Slack (WPWS): 4.500 ns	
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns	
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	
Total Number of Endpoints: 875	Total Number of Endpoints: 875	Total Number of Endpoints: 876	
All user specified timing constraints are met.			

Tcl Console

Messages

Log



Reports

Design Runs

Timing

</

Hold time & critical path:



Print out the timing report.


Timing													
Intra-Clock Paths - clk - Hold													
Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception
Path 11	0.183	2	3	1	memory_dff_reg[10]C	memory_dff_reg[0]D	0.433	0.302	0.131	0.0	clk	clk	
Path 12	0.183	2	3	1	memory_dff_reg[1]C	memory_dff_reg[12]D	0.433	0.302	0.131	0.0	clk	clk	
Path 13	0.183	2	3	1	memory_dff_reg[1]C	memory_dff_reg[16]D	0.433	0.302	0.131	0.0	clk	clk	
Path 14	0.183	2	3	1	memory_dff_reg[1]C	memory_dff_reg[20]D	0.433	0.302	0.131	0.0	clk	clk	
Path 15	0.183	2	3	1	memory_dff_reg[1]C	memory_dff_reg[24]D	0.433	0.302	0.131	0.0	clk	clk	
Path 16	0.183	2	3	1	memory_dff_reg[1]C	memory_dff_reg[8]D	0.433	0.302	0.131	0.0	clk	clk	
Path 17	0.183	2	3	1	memory_dff_reg[1]C	memory_dff_reg[10]D	0.433	0.302	0.131	0.0	clk	clk	
Path 18	0.183	2	3	1	memory_dff_reg[1]C	memory_dff_reg[12]D	0.433	0.302	0.131	0.0	clk	clk	
Path 19	0.183	2	3	1	memory_dff_reg[1]C	memory_dff_reg[16]D	0.433	0.302	0.131	0.0	clk	clk	
Path 20	0.183	2	3	1	memory_dff_reg[1]C	memory_dff_reg[20]D	0.433	0.302	0.131	0.0	clk	clk	

Show the numbers of adders and multipliers in the critical path

One adder + one multiplier in setup time critical path.

One adder + one multiplier in hold time critical path.

Mark the critical path of your transposed form FIR in the block diagram. Also mark the input/output variable names and the word-lengths in the block diagram, which must be consistent with your Verilog codes.



```
input signed [0:17] input_x; //s2.15
output signed [0:27] output_y; //s11.16
```