
**DCCDL LAB6**

**Part I**


電機碩一 111521035 林豪澤

1. Draw your block diagram for the butterfly and commutator modules and explain the timing diagram of the control signals to the commutator modules at all the stages.


Butterfly block diagram:




Stage1:




Stage2:




Stage3:




Commutator block diagram:




Stage1:



Stage2:





Stage3:




1. Draw the timing diagram of the control signals to the complex multiplier blocks at all the stages.

Multiplier block diagram:









Stage1:





Stage2:





1. Show your design for bit-reversal module to allow the frequency-domain samples appearing in order.



1. Use Matlab program to implement 8-point MDC FFT architecture and the bit-reversal module. Draw the real-part and imaginary-part of 𝑋0~𝑋7. Compare them with the real-part and imaginary-part of 𝑌0~𝑌7. Depict the error.


 






Error between X0~X7 and Y0~Y7

Real part:




Imaginary part



5. Show the timing diagram of your Verilog behavior and post-route simulation results of 8-point MDC FFT. Compare with the Matlab results to check your implementation error. Depict the error of the real part and imaginary part of each point using figures.

Behavior timing diagram:



Matlab Input:


Real part:

[ 0 1448 0 1023 0 -1449 0 1023 0 ]

Imaginary part:

[ 0 0 0 1024 0 0 0 1024 0 ]

Output before ping-pong access:



Matlab Output:

UO\_real :

[ 2045 -2048 2048 -2049 ]

UO\_imag:

[ 2048 2047 -2049 -2048 ]


LO\_real:

[ -2045 2048 -2048 2049 ]

LO\_imag:

[ -2048 -2047 2049 2048 ]

Output after ping-pong access:



Matlab Output:

Real part


[2045 2048 -2048 -2049 -2045 -2048 2048 2049]

Imaginary part


[ 2048 -2049 2047 -2049 -2048 2049 -2047 2048]

Synthesis timing diagram:


Global reset:




Input:



Output before ping-pong access:




Output after ping-pong access:




Implementation timing diagram:


Global reset:



Input:



Output before ping-pong access:



Output after ping-pong access:

