## Memory Circuit Design

## Homework #1

Student name: 林豪澤 111521035

(a) Plot the transfer curve in function of the  $V_{input}$  as x axle against  $V_{output}$  as y axle with  $V_{dd}$ = 1V and different ratios of Wp/Wn, such as 0.5, 1, and 2.




Figure 1. different Wp/Wn inverter curve result

Figure 1. 為 inverter 在不同的 Wp/Wn 比例下的  $V_{out}$  輸出結果,根據 Wp/Wn 的大小不同,輸出的曲線分別由右到左遞增。可以觀察到縱使在 Wp/Wn=2 的情況下此 inverter 還不算真正的對等,Wp/Wn 大約要設置在 2~3 之間的比例才能夠使 inverter 達到真正對等。

hw1\_a.txt 第 1 頁

```
**Homework 1 (a) **
** Student ID :111521035 **
.inc "C:/synopsys/65nm bulk.pm"
**Circuit discribe**
MN1 a vout1 vin gnd gnd nmos W= 1u L=0.065u
MP1 a vout1 vin vdd vdd pmos W= 0.5u L=0.065u
MN2_a vout2 vin gnd gnd nmos W= 1u L=0.065u MP2_a vout2 vin vdd vdd pmos W= 1u L=0.065u
MN3_a vout3 vin gnd gnd nmos W=
                                   1u L=0.065u
MP3_a vout3 vin vdd vdd pmos W= 2u L=0.065u
**Voltage source discribe**
vdd vdd gnd DC 1V
vin vin gnd DC 1V
**Output command setting
.OP
.dc Vin 0V 1V 0.01V
.option post
.probe v1(vout1)
.probe v2(vout2)
.probe v3(vout3)
```

.end

(b) Plot the transfer curve in function of the  $V_{input}$  as x axle against  $V_{output}$  as y axle with different values of  $V_{dd}$ = 1V, 0.8V, 0.6V, and 0.4V




Figure 2. different values of  $V_{\text{dd}} \ versus \ V_{\text{output}}$ 

Figure 2. 為 inverter 在不同的  $V_{od}$  下的  $V_{out}$  輸出結果,根據  $V_{dd}$  的大小不同,輸出的曲線分別由右到左遞增。隨著  $V_{dd}$  的不同 inverter 的操作電壓也隨著  $V_{dd}$  的上升而增加。

hw1\_b.txt 第 1 頁

```
**Homework 1 (b) **
** Student ID :111521035 **
.inc "C:/synopsys/65nm bulk.pm"
**Circuit discribe**
MN1 b vout1 vin gnd gnd nmos W=1u L=0.065u
MP1 b vout1 vin vdd1 vdd1 pmos W=2u L=0.065u
MN2_b vout2 vin gnd gnd nmos W=1u L=0.065u MP2_b vout2 vin vdd2 vdd2 pmos W=2u L=0.065u
MN3_b vout3 vin gnd gnd nmos W=1u L=0.065u
MP3 b vout3 vin vdd3 vdd3 pmos W=2u L=0.065u
MN4 b vout4 vin gnd gnd nmos W=1u L=0.065u
MP4 b vout4 vin vdd4 vdd4 pmos W=2u L=0.065u
**Voltage source discribe**
vdd1 vdd1 gnd DC 1V
vdd2 vdd2 gnd DC 0.8V
vdd3 vdd3 gnd DC 0.6V
vdd4 vdd4 gnd DC 0.4V
vin vin gnd DC 1V
**Output command discribe**
.dc Vin 0V 1V 0.01V
.option post
.probe v1(vout1)
.probe v2(vout2)
.probe v3(vout3)
.probe v4(vout4)
.end
```

(c) Plot the  $I_{dd}$ , which flows from the ground to the  $V_{dd}$ , in function of the  $V_{input}$ . You may sweep the  $V_{input}$  from 0V to  $V_{dd}$  to collect the data of  $I_{dd}$  and plot it.





Figure 3. different V<sub>input</sub> versus I<sub>dd</sub>

如 Figure 3 所示,inverter 在 switching 時  $i_{dd}$  的數值最大,而這也是動態功耗的 主要電流,在 idd 最大時 nmos 與 pmos 皆有電流流過,並為同時打開的狀態。 功耗最大的地方並不是在  $i_{dd}$  最大的地方,而是  $V_{output}*I_{dd}$  最大的點。

hw1\_c.txt 第 1 頁

```
**Homework 1 (c) **
** Student ID :111521035 **
.inc "C:/synopsys/65nm_bulk.pm"
**Circuit discribe**
MN_c vout1 vin gnd gnd nmos W=1u L=0.065u
MP_c vout1 vin vdd vdd pmos W=2u L=0.065u
**Voltage source discribe**
vdd vdd gnd DC 1V
vin vin gnd DC 1V
**Output command & setting**
.OP
.dc Vin 0V 1V 0.01V
.option post
.probe v1(vout1)
.probe i1(vdd)
.end
```

(d) Plot the output power, which is defined as  $P_{output} = V_{output} \times I_{dd}$ . You may sweep the  $V_{input}$  from 0V to  $V_{dd}$  to collect the data of  $I_{dd}$  and  $V_{output}$ .



如 Figure 4. different Vinput Versus output power Poutput 如 Figure 4 所示,inverter 在 switching 時 idd\* Voutput 的數值最大,而這也是動態功耗的主要原因。

hw1\_d.txt 第 1 頁

```
**Homework 1 (d) **
**Student ID: 111521035**
.inc "C:/synopsys/65nm_bulk.pm"
**Circuit discribe**
MN_d vout vin gnd gnd nmos W=1u L=0.065u
MP_d vout vin vdd vdd pmos W=2u L=0.065u
**Voltage source discribe**
vdd vdd gnd DC 1V
vin vin gnd DC 1V
.OP
.dc Vin 0V 1V 0.01V
.option post
**Output command discribe**
.probe v1(vout)
\ensuremath{^{\star\star}}\ensuremath{^{\mathsf{PAR}}}\ensuremath{^{\mathsf{u}}} is use to declare parameter or expression
.probe OUT_POWER = PAR('V(vout)*I(vdd)')
.end
```