


VCC33

ARM_PROG


GND

Title		
Size	Number	Revision
A4		
Date:	29.10.2013	Sheet of
File:	C:\Users\arm_sheet\SchDoc	Drawn By:





Title		
Size	Number	Revision
A4		
Date:	29.10.2013	Sheet of
File:	C:\Users\...audio_interface.SchDoc	Drawn By:

FPGAC




Title		
Size	Number	Revision
A4		
Date:	29.10.2013	Sheet of
File:	C:\Users\...\fpga_flash_debug.SchDoc	Drawn By:




FPGAA

BANK 0




XC6SLX45-2CSG324I

FPGAB







FPGA_CLK




XC6SLX45-2CSG324I

BANK 1


Title		
Size	Number	Revision
A4		
Date:	29.10.2013	Sheet of
File:	C:\Users\...fpga_sheet.SchDoc	Drawn By:




Title			
Size	Number		Revision
A4			
Date:	29.10.2013		Sheet of
File:	C:\Users\...\oscillation.SchDoc		Drawn By:




Title			
Size	Number		Revision
A4			
Date:	29.10.2013		Sheet of
File:	C:\Users\...\overall.SchDoc		Drawn By:









Title			
Size	Number		Revision
A4			
Date:	29.10.2013		Sheet of
File:	C:\Users\...power_supply.SchDoc		Drawn By:





Title			
Size	Number	Revision	
A4			
Date:	29.10.2013	Sheet of	
File:	C:\Users\...uart_usb_bridge.SchDoc	Drawn By:	

GPIO[21..0]
GPIO_FPGA[15..0]



Title		
Size	Number	Revision
A4		
Date:	29.10.2013	Sheet of
File:	C:\Users\user_interface.SchDoc	Drawn By:

