

# RV32I/RV32E: ALU Behavior by Instruction

Sunday, October 27, 2024 12:17 PM

*NOTE: Overflow checking is done with a separate instruction as RISC-V does not have a status register.*

*NOTE: All instructions are done at the instruction word size unless otherwise noted.*

*NOTE: While RV32I and RV32E instruction implementation are the same, RV32E only has 16 registers instead of the typical 32 registers that the base integer ISA has.*

- Immediate Instructions (*note that all immediate values are sign extended unless otherwise noted*)
  - **ADDI**:  $rd \leq rs1 + imm$
  - **SLTI**:  $rd \leq (rs1 < imm) ? 1'b1 : 1'b0$
  - **SLTIU**:  $rd \leq (rs1 < imm) ? 1'b1 : 1'b0$  (*NOTE: Sign extended, but not treated as signed*)
  - **ANDI**:  $rd \leq rs1 \& imm$
  - **ORI**:  $rd \leq rs1 | imm$
  - **XORI**:  $rd \leq rs1 \wedge imm$
  - **NOT**:  $rd \leq rs1 \wedge \neg 1$  (12'hFFF, sign extended)
- Shift Instructions
  - **SLLI**:  $rd \leq rs1 \ll imm[4:0], imm[30] == 0$
  - **SRLI**:  $rd \leq rs1 \gg imm[4:0], imm[30] == 0$  (Logical shift, do not sign extend)
  - **SRAI**:  $rd \leq rs1 \gg imm[4:0], imm[30] == 1$
- Upper Immediate Instructions
  - **LUI**:  $rd \leq \{imm[31:12], 12'h000\}$
  - **AUIPC**:  $rd \leq pc + \{imm[31:12], 12'h000\}$
- Register-Register Instructions
  - **ADD**:  $rd \leq rs2 + rs1$
  - **SUB**:  $rd \leq rs2 - rs1$
  - **SLTI**:  $rd \leq (rs1 < rs2) ? 1'b1 : 1'b0$
  - **SLTIU**:  $rd \leq (rs1 < rs2) ? 1'b1 : 1'b0$  (*NOTE: Values treated as unsigned*)
  - **SNEZ**:  $rd \leq (x0 < rs2) ? 1'b1 : 1'b0$  (*NOTE: Assembler pseudoinstruction*)
  - **SLL**:  $rd \leq rs1 \ll rs2[4:0]$
  - **SRL**:  $rd \leq rs1 \gg rs2[4:0]$  (Logical shift, do not sign extend)
  - **SRA**:  $rd \leq rs1 \gg rs2[4:0]$  (Arithmetic shift, sign extend)
  - **NOP**:  $x0 \leq x0 + 12'h000$  (*NOTE: Assembler pseudoinstruction*)
- Control Transfer Instructions
  - Exceptions raised if:
    - Destination address is not aligned to a 4-byte boundary (Instruction-Address-Misaligned) on the branch instruction
    - The target causes an access fault (access-fault exception) or a page fault (page-fault exception) on the target instruction
  - Unconditional Jumps
    - **JAL**:  $rd \leq pc + 4, pc \leq pc + offset[20:1]$  (*NOTE: Offset is signed and sign extended*)
    - **JALR**:  $rd \leq pc + 4, pc = rs1 + offset[11:0]; pc[0] = 1'b0$ ; (*NOTE: Offset is signed and sign extended*)
    - Return-address stack prediction hints
      - $(rd \neq x1 \text{ or } x5) \text{ and } (rd \neq x1 \text{ or } x5)$ : Do nothing
      - $(rd \neq x1 \text{ or } x5) \text{ and } (rd == x1 \text{ or } x5)$ : Pop
      - $(rd == x1 \text{ or } x5) \text{ and } (rd \neq x1 \text{ or } x5)$ : Push
      - $(rd == x1 \text{ or } x5) \text{ and } (rd == x1 \text{ or } x5) \text{ and } (rd \neq rs1)$ : Pop, then push
      - $(rd == x1 \text{ or } x5) \text{ and } (rd == x1 \text{ or } x5) \text{ and } (rd == rs1)$ : Push
  - Conditional Branches

- **BEQ**: if (rs2 - rs1 == 0) pc <= pc + offset[12:1]
- **BNE**: if (rs2 - rs1 != 0) pc <= pc + offset[12:1]
- **BLT**: if (rs2 - rs1 > 0) pc <= pc + offset[12:1]
- **BLTU**: {v, res} <= rs2-rs1; if (!v && res > 0) pc <= pc + offset[12:1]
- **BGT**: if (rs1 - rs2 > 0) pc <= pc + offset[12:1] (*NOTE: Assembler pseudoinstruction*)
- **BGTU**: {v, res} <= rs1-rs2; if (!v && res > 0) pc <= pc + offset[12:1] (*NOTE: Assembler pseudoinstruction*)
- **BGE**: if (rs1 - rs2 >= 0) pc <= pc + offset[12:1]
- **BGEU**: {v, res} <= rs1-rs2; if (!v && res > 0) || (res == 0) pc <= pc + offset[12:1]
- **BLE**: if (rs2 - rs1 >= 0) pc <= pc + offset[12:1] (*NOTE: Assembler pseudoinstruction*)
- **BLEU**: {v, res} <= rs2-rs1; if (!v && res > 0) || (res == 0) pc <= pc + offset[12:1] (*NOTE: Assembler pseudoinstruction*)
- Load and Store Instructions
  - **LW**: rd <= imm[11:0](rs1) (32-bits signed)
  - **LWU**: rd <= imm[11:0](rs1) (32-bits signed)
  - **LH**: rd <= imm[11:0](rs1) (16-bits signed)
  - **LHU**: rd <= imm[11:0](rs1) (16-bits signed)
  - **LB**: rd <= imm[11:0](rs1) (8-bits signed)
  - **LBU**: rd <= imm[11:0](rs1) (8-bits signed)
  - **SW**: imm[11:0](rs1) <= rs2 (32-bits signed)
  - **SWU**: imm[11:0](rs1) <= rs2 (32-bits signed)
  - **SH**: imm[11:0](rs1) <= rs2 (16-bits signed)
  - **SHU**: imm[11:0](rs1) <= rs2 (16-bits signed)
  - **SB**: imm[11:0](rs1) <= rs2 (8-bits signed)
  - **SBU**: imm[11:0](rs1) <= rs2 (8-bits signed)
- Memory Ordering Instructions
  - **FENCE**: Pauses all memory (and memory mapped I/O) accesses until previous load/store operations done by the processor are complete based on specified flags.
- Environment (System) Call and Breakpoint Instructions
  - **ECALL**: Makes service request to execution environment (such as an operating system)
  - **EBREAK**: Returns control to a debugging environment
- Hint Instructions
  - These instructions use existing instructions with rd == x0. However, as this is a real-time processor without speculative execution (as of present) branch hints are not implemented.