

Colophon

© 2023-2025 Raspberry Pi Ltd

This documentation is licensed under a Creative Commons [Attribution-NoDerivatives 4.0 International](#) (CC BY-ND).

Portions Copyright © 2019 Synopsys, Inc.

All rights reserved. Used with permission. Synopsys & DesignWare are registered trademarks of Synopsys, Inc.

Portions Copyright © 2000-2001, 2005, 2007, 2009, 2011-2012, 2016 Arm Limited.

All rights reserved. Used with permission.

build-date: 2025-02-20

build-version: 3184e62-clean

Legal disclaimer notice

TECHNICAL AND RELIABILITY DATA FOR RASPBERRY PI PRODUCTS (INCLUDING DATASHEETS) AS MODIFIED FROM TIME TO TIME ("RESOURCES") ARE PROVIDED BY RASPBERRY PI LTD ("RPL") "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW IN NO EVENT SHALL RPL BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THE RESOURCES, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

RPL reserves the right to make any enhancements, improvements, corrections or any other modifications to the RESOURCES or any products described in them at any time and without further notice.

The RESOURCES are intended for skilled users with suitable levels of design knowledge. Users are solely responsible for their selection and use of the RESOURCES and any application of the products described in them. User agrees to indemnify and hold RPL harmless against all liabilities, costs, damages or other losses arising out of their use of the RESOURCES.

RPL grants users permission to use the RESOURCES solely in conjunction with the Raspberry Pi products. All other use of the RESOURCES is prohibited. No licence is granted to any other RPL or other third party intellectual property right.

HIGH RISK ACTIVITIES. Raspberry Pi products are not designed, manufactured or intended for use in hazardous environments requiring fail safe performance, such as in the operation of nuclear facilities, aircraft navigation or communication systems, air traffic control, weapons systems or safety-critical applications (including life support systems and other medical devices), in which the failure of the products could lead directly to death, personal injury or severe physical or environmental damage ("High Risk Activities"). RPL specifically disclaims any express or implied warranty of fitness for High Risk Activities and accepts no liability for use or inclusions of Raspberry Pi products in High Risk Activities.

Raspberry Pi products are provided subject to RPL's [Standard Terms](#). RPL's provision of the RESOURCES does not expand or otherwise modify RPL's [Standard Terms](#) including but not limited to the disclaimers and warranties expressed in them.

Table of contents

Colophon	1
Legal disclaimer notice	1
1. Introduction	13
1.1. The Chip	14
1.2. Pinout Reference	15
1.2.1. Pin Locations	15
1.2.2. Pin Descriptions	16
1.2.3. GPIO Functions (Bank 0)	17
1.2.4. GPIO Functions (Bank 1)	21
1.3. Why is the chip called RP2350?	22
2. System Bus	24
2.1. Bus Fabric	24
2.1.1. Bus Priority	25
2.1.2. Bus Security Filtering	25
2.1.3. Atomic Register Access	26
2.1.4. APB Bridge	26
2.1.5. Narrow IO Register Writes	27
2.1.6. Global Exclusive Monitor	28
2.1.7. Bus Performance Counters	30
2.2. Address Map	30
2.2.1. ROM	30
2.2.2. XIP	30
2.2.3. SRAM	31
2.2.4. APB Registers	31
2.2.5. AHB Registers	33
2.2.6. Core-local Peripherals (SIO)	33
2.2.7. Cortex-M33 Private Peripherals	34
3. Processor Subsystem	35
3.1. SIO	36
3.1.1. Secure and Non-secure SIO	37
3.1.2. CUID	38
3.1.3. GPIO Control	39
3.1.4. Hardware Spinlocks	41
3.1.5. Inter-processor FIFOs (Mailboxes)	42
3.1.6. Doorbells	42
3.1.7. Integer Divider	43
3.1.8. RISC-V Platform Timer	43
3.1.9. TMD5 Encoder	44
3.1.10. Interpolator	44
3.1.11. List of Registers	54
3.2. Interrupts	82
3.2.1. Non-maskable Interrupt (NMI)	83
3.2.2. Further Reading on Interrupts	83
3.3. Event Signals (Arm)	84
3.4. Event Signals (RISC-V)	84
3.5. Debug	84
3.5.1. Connecting to the SW-DP	85
3.5.2. Arm Debug	86
3.5.3. RISC-V Debug	86
3.5.4. Debug Power Domains	87
3.5.5. Software control of SWD pins	87
3.5.6. Self-hosted Debug	87
3.5.7. Trace	88
3.5.8. Rescue Reset	90
3.5.9. Security	91

3.5.10. RP-AP	92
3.6. Cortex-M33 Coprocessors	100
3.6.1. GPIO Coprocessor (GPIOC)	101
3.6.2. Double-precision Coprocessor (DCP)	104
3.6.3. Redundancy Coprocessor (RCP)	112
3.6.4. Floating Point Unit	123
3.7. Cortex-M33 Processor	123
3.7.1. Features	124
3.7.2. Configuration	124
3.7.3. Compliance	128
3.7.4. Programmer's model	131
3.7.5. List of Registers	148
3.8. Hazard3 Processor	233
3.8.1. Instruction Set Reference	233
3.8.2. Memory Access	278
3.8.3. Memory Protection	279
3.8.4. Interrupts and Exceptions	282
3.8.5. Debug	285
3.8.6. Custom Extensions	286
3.8.7. Instruction Cycle Counts	296
3.8.8. Configuration	302
3.8.9. Control and Status Registers	304
3.9. Arm/RISC-V Architecture Switching	335
3.9.1. Automatic Switching	335
3.9.2. Mixed Architecture Combinations	336
4. Memory	337
4.1. ROM	337
4.2. SRAM	337
4.2.1. Other On-chip Memory	338
4.3. Boot RAM	339
4.3.1. List of Registers	339
4.4. External Flash and PSRAM (XIP)	340
4.4.1. XIP Cache	341
4.4.2. QSPI Memory Interface (QMI)	345
4.4.3. Streaming DMA Interface	345
4.4.4. Performance Counters	346
4.4.5. List of XIP_CTRL Registers	346
4.4.6. List of XIP_AUX Registers	350
4.5. OTP	352
5. Bootrom	353
5.1. Bootrom Concepts	354
5.1.1. Secure and Non-secure	354
5.1.2. Partition Tables	354
5.1.3. Flash Permissions	355
5.1.4. Image Definitions	355
5.1.5. Blocks And Block Loops	356
5.1.6. Block Versioning	357
5.1.7. A/B Versions	357
5.1.8. Hashing and Signing	357
5.1.9. Load Maps	358
5.1.10. Packaged Binaries	358
5.1.11. Anti-rollback Protection	359
5.1.12. Flash Image Boot	359
5.1.13. Flash Partition Boot	360
5.1.14. Partition-Table-in-Image Boot	360
5.1.15. Flash Boot Slots	360
5.1.16. Flash Update Boot and Version Downgrade	361
5.1.17. Try Before You Buy	362
5.1.18. UF2 Targeting	362
5.1.19. Address Translation	363

5.1.20. Automatic Architecture Switching	364
5.2. Processor-Controlled Boot Sequence	364
5.2.1. Boot Outcomes	365
5.2.2. Sequence	365
5.2.3. POWMAN Boot Vector	370
5.2.4. Watchdog Boot Vector	371
5.2.5. RAM Image Boot	372
5.2.6. OTP Boot	372
5.2.7. Flash Boot	372
5.2.8. BOOTSEL (USB/UART) Boot	374
5.2.9. Boot Configuration (OTP)	375
5.3. Launching Code On Processor Core 1	375
5.4. Bootrom APIs	376
5.4.1. Locating The API Functions	376
5.4.2. API Function Availability	377
5.4.3. API Function Return Codes	378
5.4.4. API Functions And Exclusive Access	379
5.4.5. SDK Access To The API	379
5.4.6. Categorised List Of API Functions and ROM Data	380
5.4.7. Alphabetical List Of API Functions and ROM Data	382
5.4.8. API Function Listings	383
5.5. USB Mass Storage Interface	398
5.5.1. The RP2350 Drive	398
5.5.2. UF2 Format Details	399
5.5.3. UF2 Targeting Rules	400
5.6. USB PICOBOOT Interface	402
5.6.1. Identifying The Device	402
5.6.2. Identifying The Interface	403
5.6.3. Identifying The Endpoints	403
5.6.4. PICOBOOT Commands	403
5.6.5. Control Requests	408
5.7. USB White-Labeling	410
5.7.1. USB Device Descriptor	411
5.7.2. USB Device Strings	411
5.7.3. USB Configuration Descriptor	411
5.7.4. MSD Drive	411
5.7.5. UF2 INDEX.HTM File	411
5.7.6. UF2 INFO_UF2.TXT File	412
5.7.7. SCSI Inquiry	412
5.7.8. Volume Label Simple Example	412
5.7.9. Volume Label In-Depth Example	413
5.8. UART Boot	414
5.8.1. Baud Rate and Clock Requirements	414
5.8.2. UART Boot Shell Protocol	414
5.8.3. UART Boot Programming Flow	415
5.8.4. Recovering from a Stuck Interface	415
5.8.5. Requirements for UART Boot Binaries	416
5.9. Metadata Block Details	416
5.9.1. Blocks And block loops	416
5.9.2. Common Block Items	417
5.9.3. Image Definition Items	419
5.9.4. Partition Table Items	423
5.9.5. Minimum Viable Image Metadata	426
5.10. Example Boot Scenarios	427
5.10.1. Secure Boot	427
5.10.2. Signed images	428
5.10.3. Packaged Binaries	431
5.10.4. A/B Booting	431
5.10.5. A/B Booting with Owned Partitions	433
5.10.6. Custom Bootloader	435

5.10.7. OTP Bootloader	437
5.10.8. Rollback Versions And Bootloaders	438
6. Power	439
6.1. Power Supplies	439
6.1.1. Digital IO Supply (IOVDD)	439
6.1.2. QSPI IO Supply (QSPI_IOVDD)	439
6.1.3. Digital Core Supply (DVDD)	439
6.1.4. USB PHY and OTP Supply (USB_OTP_VDD)	440
6.1.5. ADC Supply (ADC_AVDD)	440
6.1.6. Core Voltage Regulator Input Supply (VREG_VIN)	440
6.1.7. On-Chip Voltage Regulator Analogue Supply (VREG_AVDD)	440
6.1.8. Power Supply Sequencing	441
6.2. Power Management	441
6.2.1. Core Power Domains	441
6.2.2. Power States	442
6.2.3. Power State Transitions	443
6.3. Core Voltage Regulator	446
6.3.1. Operating Modes	446
6.3.2. Software Control	447
6.3.3. Power Manager Control	447
6.3.4. Status	448
6.3.5. Current Limit	448
6.3.6. Over Temperature Protection	448
6.3.7. Application Circuit	448
6.3.8. External Components and PCB layout requirements	449
6.3.9. List of Registers	454
6.4. Power Management (POWMAN) Registers	454
6.5. Power Reduction Strategies	485
6.5.1. Top-level Clock Gates	486
6.5.2. SLEEP State	486
6.5.3. DORMANT State	486
6.5.4. Memory Periphery Power Down	487
6.5.5. Full Memory Power Down	487
6.5.6. Programmer's Model	488
7. Resets	491
7.1. Overview	491
7.2. Changes from RP2040	491
7.3. Chip Level Resets	492
7.3.1. Chip-Level Reset table	492
7.3.2. Chip-level Reset Destinations	493
7.3.3. Chip-level Reset Sources	493
7.4. System Resets (Power-on State Machine)	494
7.4.1. Reset Sequence	495
7.4.2. Register Control	496
7.4.3. Interaction with Watchdog	496
7.4.4. List of Registers	496
7.5. Subsystem Resets	500
7.5.1. Overview	500
7.5.2. Programmer's Model	500
7.5.3. List of Registers	502
7.6. Power-on Reset & Brownout Detection	505
7.6.1. Power-on Reset (POR)	506
7.6.2. Brownout Detection (BOD)	506
7.6.3. Supply Monitor	509
7.6.4. List of Registers	509
8. Clocks	510
8.1. Overview	510
8.1.1. Clock sources	511
8.1.2. Clock Generators	515
8.1.3. Frequency Counter	518

8.1.4. Resus	519
8.1.5. Programmer's Model	519
8.1.6. List of Registers	526
8.2. Crystal Oscillator (XOSC)	552
8.2.1. Overview	552
8.2.2. Changes from RP2040	553
8.2.3. Usage	554
8.2.4. Startup Delay	554
8.2.5. XOSC Counter	554
8.2.6. DORMANT mode	554
8.2.7. Programmer's Model	555
8.2.8. List of Registers	556
8.3. Ring Oscillator (ROSC)	558
8.3.1. Overview	559
8.3.2. Changes from RP2040	559
8.3.3. ROSC/XOSC trade-offs	559
8.3.4. Modifying the frequency	560
8.3.5. Randomising the frequency	560
8.3.6. ROSC divider	561
8.3.7. Random Number Generator	561
8.3.8. ROSC Counter	561
8.3.9. DORMANT mode	561
8.3.10. List of Registers	562
8.4. Low Power Oscillator (LPOSC)	566
8.4.1. Frequency Accuracy and Calibration	567
8.4.2. Using an External Low Power Clock	567
8.4.3. List of Registers	567
8.5. Tick Generators	567
8.5.1. Overview	567
8.5.2. List of Registers	568
8.6. PLL	572
8.6.1. Overview	572
8.6.2. Changes from RP2040	573
8.6.3. Calculating PLL parameters	573
8.6.4. Configuration	578
8.6.5. List of Registers	580
9. GPIO	584
9.1. Overview	584
9.2. Changes from RP2040	585
9.3. Reset State	585
9.4. Function Select	586
9.5. Interrupts	591
9.6. Pads	592
9.6.1. Bus Keeper Mode	593
9.7. Pad Isolation Latches	593
9.8. Processor GPIO Controls (SIO)	594
9.9. GPIO Coprocessor Port	594
9.10. Software Examples	595
9.10.1. Select an IO function	595
9.10.2. Enable a GPIO interrupt	600
9.11. List of Registers	601
9.11.1. IO - User Bank	601
9.11.2. IO - QSPI Bank	757
9.11.3. Pad Control - User Bank	782
9.11.4. Pad Control - QSPI Bank	809
10. Security	813
10.1. Overview (Arm)	813
10.1.1. Secure Boot	813
10.1.2. Encrypted Boot	814
10.1.3. Isolating Trusted and Untrusted Software	815

10.2. Processor Security Features (Arm)	816
10.2.1. Background	816
10.2.2. IDAU Address Map	817
10.3. Overview (RISC-V)	818
10.4. Processor Security Features (RISC-V)	818
10.5. Secure Boot Enable Procedure	819
10.6. Access Control	819
10.6.1. GPIO Access Control	820
10.6.2. Bus Access Control	821
10.6.3. List of Registers	823
10.7. DMA	864
10.7.1. Channel Security Attributes	865
10.7.2. Memory Protection Unit	865
10.7.3. DREQ Attributes	865
10.7.4. IRQ Attributes	865
10.8. OTP	866
10.9. Glitch Detector	866
10.9.1. Theory of Operation	867
10.9.2. Trigger Response	867
10.9.3. List of Registers	868
10.10. Factory Test JTAG	871
10.11. Decommissioning	871
11. PIO	873
11.1. Overview	873
11.1.1. Changes from RP2040	874
11.2. Programmer's Model	875
11.2.1. PIO Programs	876
11.2.2. Control Flow	876
11.2.3. Registers	878
11.2.4. Autopull	878
11.2.5. Stalling	881
11.2.6. Pin Mapping	881
11.2.7. IRQ Flags	881
11.2.8. Interactions Between State Machines	882
11.3. PIO Assembler (pioasm)	882
11.3.1. Directives	882
11.3.2. Values	884
11.3.3. Expressions	884
11.3.4. Comments	885
11.3.5. Labels	885
11.3.6. Instructions	885
11.3.7. Pseudoinstructions	886
11.4. Instruction Set	886
11.4.1. Summary	886
11.4.2. JMP	887
11.4.3. WAIT	888
11.4.4. IN	889
11.4.5. OUT	890
11.4.6. PUSH	891
11.4.7. PULL	892
11.4.8. MOV (to RX)	893
11.4.9. MOV (from RX)	894
11.4.10. MOV	895
11.4.11. IRQ	897
11.4.12. SET	898
11.5. Functional Details	899
11.5.1. Side-set	899
11.5.2. Program Wrapping	900
11.5.3. FIFO Joining	902
11.5.4. Autopush and Autopull	903

11.5.5. Clock Dividers	908
11.5.6. GPIO Mapping	908
11.5.7. Forced and EXEC'd Instructions	910
11.6. Examples	912
11.6.1. Duplex SPI	912
11.6.2. WS2812 LEDs	916
11.6.3. UART TX	918
11.6.4. UART RX	920
11.6.5. Manchester Serial TX and RX	923
11.6.6. Differential Manchester (BMC) TX and RX	926
11.6.7. I2C	929
11.6.8. PWM	933
11.6.9. Addition	935
11.6.10. Further Examples	936
11.7. List of Registers	936
12. Peripherals	958
12.1. UART	958
12.1.1. Overview	958
12.1.2. Functional description	959
12.1.3. Operation	961
12.1.4. UART hardware flow control	963
12.1.5. UART DMA Interface	964
12.1.6. Interrupts	966
12.1.7. Programmer's Model	967
12.1.8. List of Registers	969
12.2. I2C	980
12.2.1. Features	981
12.2.2. IP Configuration	981
12.2.3. I2C Overview	982
12.2.4. I2C Terminology	984
12.2.5. I2C Behaviour	985
12.2.6. I2C Protocols	986
12.2.7. TX FIFO Management and START, STOP and RESTART Generation	990
12.2.8. Multiple Master Arbitration	992
12.2.9. Clock Synchronization	992
12.2.10. Operation Modes	993
12.2.11. Spike Suppression	998
12.2.12. Fast Mode Plus Operation	999
12.2.13. Bus Clear Feature	999
12.2.14. IC_CLK Frequency Configuration	1000
12.2.15. DMA Controller Interface	1004
12.2.16. Operation of Interrupt Registers	1005
12.2.17. List of Registers	1005
12.3. SPI	1043
12.3.1. Changes from RP2040	1044
12.3.2. Overview	1044
12.3.3. Functional Description	1044
12.3.4. Operation	1047
12.3.5. List of Registers	1057
12.4. ADC and Temperature Sensor	1063
12.4.1. Changes from RP2040	1065
12.4.2. ADC controller	1066
12.4.3. SAR ADC	1066
12.4.4. ADC ENOB	1070
12.4.5. INL and DNL	1070
12.4.6. Temperature Sensor	1070
12.4.7. List of Registers	1070
12.5. PWM	1073
12.5.1. Overview	1074
12.5.2. Programmer's Model	1074

12.5.3. List of Registers	1083
12.6. DMA	1091
12.6.1. Changes from RP2040	1092
12.6.2. Configuring Channels	1093
12.6.3. Triggering Channels	1095
12.6.4. Data Request (DREQ)	1097
12.6.5. Interrupts	1099
12.6.6. Security	1099
12.6.7. Bus Error Handling	1102
12.6.8. Additional Features	1104
12.6.9. Example Use Cases	1105
12.6.10. List of Registers	1109
12.7. USB	1138
12.7.1. Overview	1138
12.7.2. Changes from RP2040	1139
12.7.3. Architecture	1141
12.7.4. Programmer's Model	1152
12.7.5. List of Registers	1156
12.8. System Timers	1179
12.8.1. Overview	1179
12.8.2. Counter	1180
12.8.3. Alarms	1180
12.8.4. Programmer's Model	1181
12.8.5. List of Registers	1185
12.9. Watchdog	1190
12.9.1. Overview	1190
12.9.2. Changes from RP2040	1190
12.9.3. Watchdog Counter	1190
12.9.4. Control Watchdog Reset Levels	1191
12.9.5. Scratch Registers	1191
12.9.6. Programmer's Model	1191
12.9.7. List of Registers	1193
12.10. Always-On Timer	1194
12.10.1. Overview	1194
12.10.2. Changes from RP2040	1195
12.10.3. Accessing the AON Timer	1195
12.10.4. Using the Alarm	1195
12.10.5. Selecting the AON Timer Tick Source	1196
12.10.6. Synchronising the AON Timer to an External 1Hz Clock	1198
12.10.7. Using an external clock or tick from GPIO	1198
12.10.8. Using a Tick Faster than 1ms	1198
12.10.9. List of Registers	1199
12.11. HSTX	1199
12.11.1. Data FIFO	1200
12.11.2. Output Shift Register	1200
12.11.3. Bit Crossbar	1201
12.11.4. Clock Generator	1202
12.11.5. Command Expander	1203
12.11.6. PIO-to-HSTX Coupled Mode	1205
12.11.7. List of Control Registers	1205
12.11.8. List of FIFO Registers	1209
12.12. TRNG	1209
12.12.1. Overview	1209
12.12.2. Configuration	1210
12.12.3. Operation	1210
12.12.4. Caveats	1211
12.12.5. List of Registers	1212
12.13. SHA-256 Accelerator	1218
12.13.1. Message Padding	1219
12.13.2. Throughput	1219

12.13.3. Data Size and Endianness	1219
12.13.4. DMA DREQ Interface	1219
12.13.5. List of Registers	1220
12.14. QSPI Memory Interface (QMI)	1223
12.14.1. Overview	1223
12.14.2. QSPI Transfers	1225
12.14.3. Timing	1228
12.14.4. Address Translation	1231
12.14.5. Direct Mode	1232
12.14.6. List of Registers	1233
12.15. System Control Registers	1246
12.15.1. SYSINFO	1246
12.15.2. SYSCFG	1248
12.15.3. TBMAN	1251
12.15.4. BUSCTRL	1252
13. OTP	1265
13.1. OTP Address Map	1265
13.1.1. Guarded Reads	1266
13.2. Background: OTP IP Details	1266
13.3. Background: OTP Hardware Architecture	1267
13.3.1. Lock Shim	1267
13.3.2. External Interfaces	1268
13.3.3. OTP Boot Oscillator	1269
13.3.4. Power-up State Machine	1269
13.4. Critical Flags	1270
13.5. Page Locks	1271
13.5.1. Lock Progression	1271
13.5.2. OTP Access Keys	1272
13.5.3. Lock Encoding in OTP	1273
13.5.4. Special Pages	1273
13.5.5. Permissions of Blank Devices	1273
13.6. Error Correction Code (ECC)	1274
13.6.1. Bit repair by polarity (BRP)	1274
13.6.2. Modified Hamming ECC	1275
13.7. Device Decommissioning (RMA)	1275
13.8. List of Registers	1276
13.9. Predefined OTP Data Locations	1288
14. Electrical and Mechanical	1323
14.1. QFN-60 Package	1323
14.1.1. Thermal characteristics	1324
14.1.2. Recommended PCB Footprint	1324
14.2. QFN-80 Package	1324
14.2.1. Thermal characteristics	1325
14.2.2. Recommended PCB Footprint	1325
14.3. Flash in Package	1326
14.4. Package Markings	1327
14.5. Storage conditions	1327
14.6. Solder profile	1327
14.7. Compliance	1329
14.8. Pinout	1329
14.8.1. Pin Locations	1329
14.8.2. Pin Definitions	1331
14.9. Electrical Specifications	1334
14.9.1. Absolute Maximum Ratings	1334
14.9.2. ESD Performance	1335
14.9.3. Thermal Performance	1335
14.9.4. IO Electrical Characteristics	1335
14.9.5. Power Supplies	1339
14.9.6. Core Voltage Regulator	1340
14.9.7. Power Consumption	1341

Appendix A: Register Field Types	1345
Changes from RP2040	1345
Standard types	1345
RW:	1345
RO:	1345
WO:	1345
Clear types	1345
SC:	1345
WC:	1345
FIFO types	1346
RWF:	1346
RF:	1346
WF:	1346
Appendix B: Units Used in This Document	1347
Memory and Storage Capacity	1347
Transfer Rate	1347
Physical Quantities	1347
Scale Prefixes	1349
Digit Separators	1349
Appendix E: Errata	1350
ACCESSCTRL	1350
RP2350-E3	1350
Bootrom	1350
RP2350-E10	1350
RP2350-E13	1351
RP2350-E14	1351
RP2350-E15	1351
RP2350-E18	1352
RP2350-E19	1352
RP2350-E20	1353
RP2350-E21	1353
RP2350-E22	1354
RP2350-E23	1354
RP2350-E24	1355
RP2350-E25	1355
DMA	1356
RP2350-E5	1356
RP2350-E8	1356
GPIO	1357
RP2350-E9	1357
Hazard3	1359
RP2350-E4	1360
RP2350-E6	1360
RP2350-E7	1360
OTP	1361
RP2350-E16	1361
RP2350-E17	1361
RCP	1362
RP2350-E26	1362
SIO	1363
RP2350-E1	1363
RP2350-E2	1363
XIP	1364
RP2350-E11	1364
USB	1365
RP2350-E12	1365
Appendix H: Documentation Release History	1367
20 February 2025	1367
04 December 2024	1367
16 October 2024	1367

15 October 2024 1367

6 September 2024 1367

8 August 2024 1367