


FSMD Design




FSMD Behavior





```
ARCHITECTURE Timer Beh OF Timer IS
   TYPE Statetype IS (S_Off, S_On);
   SIGNAL State: Statetype;
   SIGNAL Cnt: std logic vector(1 DOWNTO 0);
BEGIN
   PROCESS (Clk)
   BEGIN
      IF (Clk = '1' AND Clk'EVENT) THEN
          IF (Rst = '1') THEN
             State <= S_Off;</pre>
             Cnt <= "00";</pre>
          ELSE
             CASE State IS
                WHEN S Off =>
                   x <= '0';
                    Cnt <= "10";
                    IF (b = '0') THEN
                       State <= S_Off;</pre>
                    ELSE
                       State <= S On;
                    END IF;
                WHEN S_On =>
                    x <= '1';
                    Cnt <= Cnt - "01";</pre>
                    IF (Cnt = "00") THEN
                       State <= S_Off;</pre>
                    ELSE
                       State <= S_On;</pre>
                    END IF;
             END CASE;
          END IF;
      END IF;
   END PROCESS;
END Timer Beh;
```

FSMD Behavior



```
Nextstate <= S_On;</pre>
                                                                   END IF;
                                                            END CASE;
                                                                IF (Rst = '1') THEN
 b
                                                                   Currstate <= S_Off;</pre>
 X
                                                                   Cnt <= "00";</pre>
Clk
                                                               ELSE
                                                                   Currstate <= Nextstate;
Rst
                                                                   Cnt <= Cnt_Next;</pre>
                                                               END IF;
                                                            END IF;
                                                        END PROCESS;
                                                     END Timer Beh2;
```

```
ARCHITECTURE Timer Beh2 OF Timer IS
   TYPE Statetype IS (S_Off, S_On);
   SIGNAL Currstate, Nextstate:
   SIGNAL Cnt, Cnt Next:std logic vector(1 DOWNTO 0);
BEGIN
   PROCESS (Clk, Currstate, b)
   BEGIN
      CASE Currstate IS
          WHEN S_Off =>
             x <= '0';
             Cnt Next <= "10";</pre>
             IF (b = '0') THEN
                Nextstate <= S_Off;</pre>
             ELSE
                Nextstate <= S_On;</pre>
             END IF;
         WHEN S On =>
             x <= '1';
             Cnt Next <= Cnt - "01";</pre>
             IF (Cnt = "00") THEN
                Nextstate <= S_Off;</pre>
             ELSE
      IF (Clk = '1' AND Clk'EVENT) THEN
```