

Principles Of Digital Design

Digital Design Lab Example

Car Locator Example

Optimizing the Car Locator


- The following equation for a constantly accelerating car is given. Minimally change the given datapath to calculate the equation in a shorter time.

$$X = \frac{at^2}{2} + V_0 t + X_0$$

- Constant acceleration (**a**): $5m/s^2$
- An initial velocity (**v₀**): $2m/s$,
- Starting location (**x₀**): 4m,
- Time (**t**): 8 sec,

Delays:

- 8x16 Register File: 17 ns, 1 ns setup time
- ALU (ALU): 20 ns from input to output
- 16-bit Shifter: 10 ns from input to output
- 2-to-1 Selector: 5 ns from input to output
- Register: 4 ns, 1 ns setup time



The Datapath

M	S ₁	S ₀	ALU Operations
0	0	0	Complement A
0	0	1	AND
0	1	0	EX-OR
0	1	1	OR
1	0	0	Decrement A
1	0	1	Add
1	1	0	Subtract
1	1	1	Increment A

ALU operations

S ₂	S ₁	S ₀	Shifter operations
0	0	0	Pass
0	0	1	Pass
0	1	0	Not used
0	1	1	Not used
1	0	0	Shift left
1	0	1	Rotate left
1	1	0	Shift right
1	1	1	Rotate right

Shifter operations

Clock to Clock Delay

- Total delay for the current datapath:

$$X = \frac{at^2}{2} + V_0 t + X_0$$


Clock to Clock Delay :

Load RegFile:	17 ns
ALU Operation:	20 ns
Shifter Operation:	10 ns
Selector:	5 ns
RegFile Setup time:	1 ns

Total Clk to Clk 53 ns

Delays:

- 8x16 Register File: 17 ns, 1 ns setup time
- ALU (ALU): 20 ns from input to output
- 16-bit Shifter: 10 ns from input to output
- 2-to-1 Selector: 5 ns from input to output
- Register: 4 ns, 1 ns setup time



The Datapath

Total Delay

• Total delay for the current datapath:

$$X = \frac{at^2}{2} + V_0 t + X_0$$


Number of Clocks needed:

- 1 Clock Cycle : $a \times t$
- 1 Clock Cycle : $t \times at \div 2$
- 1 Clock Cycle: $V_0 \times t$
- 1 Clock Cycle: $\frac{at^2}{2} + V_0 t$
- 1 Clock Cycle: $\frac{at^2}{2} + V_0 t + X_0$

Total time needed 5 X Clk to Clk = 265 ns

Delays:

- 8x16 Register File: 17 ns, 1 ns setup time
- ALU (ALU): 20 ns from input to output
- 16-bit Shifter: 10 ns from input to output
- 2-to-1 Selector: 5 ns from input to output
- Register: 4 ns, 1 ns setup time



The Datapath

Optimizing the Car Locator Datapath

- The total delay for the current datapath:

$$X = \frac{at^2}{2} + V_0 t + X_0$$

Optimization: Add Registers in Between RegFile, Alu and Shifter

New Clock to Clock Delay : 4 ns + 20 ns + 1ns = 25 ns


Load Register + ALU Operation + Register Setup Time

Every Clock Cycle it Performs :



Delays:

- 8x16 Register File: 17 ns, 1 ns setup time
- ALU (ALU): 20 ns from input to output
- 16-bit Shifter: 10 ns from input to output
- 2-to-1 Selector: 5 ns from input to output
- Register: 4 ns, 1 ns setup time



Optimizing the Car Locator DataPath

- The total delay for the current datapath:

