
FSMD Structure



FSMD Controller



```
CtrlLogic: PROCESS (Currstate, DP_eq0, b)
BEGIN
   CASE Currstate IS
      WHEN S Off =>
         x <= '0'; DP s <= '1'; DP ld <= '1';
         IF (b = '0') THEN
             Nextstate <= S_Off;</pre>
          ELSE
             Nextstate <= S On;</pre>
         END IF;
      WHEN S_On =>
         x <= '1'; DP_s <= '0'; DP_ld <= '1';
          IF (DP eq0 = '1') THEN
             Nextstate <= S Off;</pre>
          ELSE
             Nextstate <= S On;</pre>
         END IF;
   END CASE;
END PROCESS CtrlLogic;
CtrlRegs: PROCESS (Clk)
BEGIN
   IF (Clk = '1' AND Clk'EVENT) THEN
      IF (Rst = '1') THEN
         Currstate <= S Off;</pre>
      ELSE
         Currstate <= Nextstate;</pre>
      END IF;
   END IF;
```

----- Controller processes

END PROCESS CtrlRegs;

FSMD Datapath

```
--- Datapath processes -----
DPLogic: PROCESS (DP_s, Reg)
BEGIN
   IF (DP s = '1') THEN
      ReqNext <= "10";</pre>
   ELSE
      RegNext <= Reg - "01";</pre>
   END IF;
   IF (Reg = "00") THEN
      DP eq0 <= '1';
   ELSE
      DP_eq0 <= '0';</pre>
   END IF;
END PROCESS DPLogic;
DPRegs: PROCESS (Clk)
BEGIN
   IF (Clk = '1' AND Clk'EVENT) THEN
      IF (Rst = '1') THEN
         Reg <= "00";
      ELSIF (DP_ld = '1') THEN
         Reg <= RegNext;</pre>
      END IF;
   END IF;
END PROCESS DPRegs;
```



2-Bit Selector

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY 2b_Sel2 IS
   PORT (D0, D1: IN std_logic_vector (1 DOWNTO 0);
         s: IN std_logic;
         Y: OUT std_logic_vector (1 DOWNTO 0));
END 2b_Sel2;
ARCHITECTURE 2b_Sel2_beh OF Sel2 IS
                                                 Datapath
BEGIN
   PROCESS(D1, D0, s)
                                                            "10"
                                            DP s
   BEGIN
      IF (s='0') THEN
                                          DP_eq0
                                                  ="00"
                                                               Sel2
         Y \leq D0;
      ELSE
         Y <= D1;
      END IF;
                                           DP_ld
   END PROCESS;
                                                               Reg
                                                 Clk
END 2b Sel2 beh;
```

2-Bit Register

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY 2b-Reg IS
  PORT (I: IN std logic vector(1 DOWNTO 0);
         Q: OUT std_logic_vector(1 DOWNTO 0);
         Ld,Clk, Rst: IN std_logic );
END 2b-Req;
                                                  Datapath
ARCHITECTURE 2b-Reg Beh OF 2b-Reg IS
BEGIN
                                                             "10"
  PROCESS (Clk)
                                             DP s
   BEGIN
      IF (Clk = '1' AND Clk'EVENT) THEN DP_eq0
                                                   ="00"
                                                                Sel2
         IF (Rst = '1') THEN
            Q <= "00";
         ELSE IF (Ld = \1') THEN
            Q <= I;
                                            DP_ld
                                                                Reg
         END IF;
                                                  Clk
      END IF;
   END PROCESS;
END 2b-Reg Beh;
```

2-Bit Subtractor

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY 2b-Sub IS

PORT (A, B: IN std_logic_vector(1 DOWNTO 0);

S: OUT std_logic_vector(1 DOWNTO 0) );

END 2b-Sub;

ARCHITECTURE 2b-Sub_Beh OF 2b-Sub IS

BEGIN

PROCESS (A, B)


BEGIN

S <= A - B;

END PROCESS;


END 2b-Sub Beh;

DP_equal content of the conten
```




2-Bit Comparator

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
ENTITY 2b-Comp IS
   PORT (A: IN unsigned(1 DOWNTO 0);
         B: IN unsigned(1 DOWNTO 0);
         Eq: OUT std_logic );
END 2b-Comp;
ARCHITECTURE 2b-Comp_Beh OF 2b-Comp IS
BEGIN
   PROCESS (A, B)
   BEGIN
      IF (A = B) THEN
         Eq<='1';
      ELSE
         Eq<= '0';
      END IF;
   END PROCESS;
END 2b-Comp_Beh;
```



FSMD Structure



```
COMPONENT 2b-Sel2 IS
      PORT (D0, D1: IN std logic vector(1 DOWNTO 0);
             Y: OUT std logic vector(1 DOWNTO 0);
            s: IN std_logic );
    END COMPONENT;
    COMPONENT 2b-Sub IS
        PORT (A: IN std logic vector(1 DOWNTO 0);
             B: IN std_logic_vector(1 DOWNTO 0);
              S: OUT std_logic_vector (1 DOWNTO 0) );
    END COMPONENT:
    COMPONENT 2b-Reg IS
         PORT (I: IN std logic vector(1 DOWNTO 0);
               Q: OUT std_logic_vector(1 DOWNTO 0);
               Ld: IN std_logic;
               Clk, Rst: IN std logic );
   END COMPONENT:
    COMPONENT 2b Comp IS
          PORT (A, B: IN unsigned (1 DOWNTO 0);
                Eq: OUT std logic );
    END COMPONENT;
    SIGNAL W3, W2, W1: std logic vector(1 DOWNTO 0);
BEGIN
-----Controller----
    StateReq: 2b Req: PORT MAP (Nextstate, Currstate, "1",
Clk, Rst);
    CtrlLogic: PROCESS (Currstate, DP_eq0, b)
----- Datapath----
   Reg_1: 2b-Reg PORT MAP (W1, W2, DP_ld, Clk, Rst);
    Sub 1: 2b-Sub PORT MAP ( W2, "01", W3);
   Sel2 1: 2b-Sel PORT MAP (W3, "10", W1)
   Comp 1: 2b-Comp PORT MAP (W3, "00", DP_Eq);
```

END Timer Struct

FSMD Behavior to Structure

