

Name:

Note: Please post your homework to ICS232 D2L on or before the due date. If you do not post your homework on or before the due date, please post your late homework when complete (Late Homework: -15% Penalty).

- 1. (5 pts) Define the following
 - a. Combination Logic: It is a combination of inputs which lead to out put. Two identical inputs into the two logically identical functions will lead to the same output.
 - b. Sequential Logic:
 It is the same as combinational Logic except that
 Seguntial Logic has memory.
 - c. How are sequential circuits different than combinational circuits?

 In Sequential logic the output is not totally dependent on the input. The output is affected by the memory state.
- 2. (5 pts) Add the following <u>8-bit</u> two's complement numbers (i.e. one sign bit and seven data bits) AND indicate "Overflow" if it occurs.

Overflow: A Positive Number + a Positive number cannot be a Negative number

a. 1111 0111
+ 1101 0101

Answer: 100 1100

ow (flow what adding ow flow most significant bits
the two most significant bits

c. 0110 1111
+ 0101 0101

Answer: 1000 100

Answer: 1000 100



Due Date: 02/24/2019

Name:

3. (5 pts) Construct a truth table for the following:

$$xyz + x(yz)' + x'(y+z) + (xyz)'$$


		·	12()
X	у	Z	F(xyz)
0	0	0	1
0	0	1	1
Ð	ĺ	0	11
0	ı	1	1
1	9	0	ŧ.
1	0		} -
1)	g	٨
ı	1	1	11

4. (5 pts) Construct a truth table for the following:

$$(x + y')(x' + z')(y' + z')$$

X	у	Z	F(xyz)
9	Q	0	1
Q	Q	1	1
. 9		0	9
0	1	1	O
1	0	0	ı
1	9	1	0
1	l	0	l
1	١	1	9


5. (5 pts) Construct the XOR operator using only NAND gates. Hint: $x \times XOR y = ((x'y)'(xy')')'$






Name:

6. (5 points) Construct a truth table for a (3) three input XOR gate.



A	В	C	Q
0	. 0	0	0
0	0	1	†
0	1	0	1'
0	1	1	٥
1	0	0	1
1	0	1	0
1	1	0	Q
1	1	1	1

7. (5 pts) Given the following circuit:



a. Define the boolean equation for the output function F(xyz)

X' + 2 12 / 2 / 2 / 2 -

b. Define the truth table for the output function F(xyz)

X	у	Z	F(xyz)
0	0	0	
0	0	ŀ	1
0	1	0	1
0	1	1	
1	δ	0	0
(0		1
1		Ô	Q
l	l		1




Name:

8. (5 pts) Given the truth table below:

A	В	C	Q
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

a. Write out the SOP (Sum-of-Products) minterm Boolean equation.

b. Construct the K-map for this circuit.





Name:

9. (5 points) Define the deterministic finite automata (DFA) computational model and each term in the quintuple $M=(Q, S, \Sigma, \delta, F)$


DFA model:


Q: {A,B,C,D,E,F}

S: { A }

Σ: 0 or 1

F: = []





10. (5 pts) Define the following terms as they pertain to Latches and Flip-Flops.

Note: The book does not cover these definitions very well. Please visit:

https://en.wikipedia.org/wiki/Flip-flop (electronics)#JK flip-flop
Portion represents Voltage the horizontal represents time &

a. Metastability

When this happaris

instead of this >

b. Propagation Delay

It is tome slot which separates input time and putput

Amount of fime the input data must remain stable. c. Setup Time This is necessary to prevent input mix up. This is a tool to segregat

input 5 d. Hold Time

Amount of time after clack is active, which

the input data must remain stable. This is necessary to segregate inputs into the correct order of being inputted,



Due Date: 02/24/2019

Name:

11. (5 pts) Construct the truth table for given the circuit below:


		\mathbf{B}_0						
F	$B_0 \perp$	M	A_0		C_{in}	$B_0 \oplus M$	S_0	C_{out}
	0	ØF	0.	\mathbf{A}_0	0			
	0	1) 0		0			
	0	0	0	П	1			
	0	1.	0	V	1			
	1	out	_ 0		cin O			
	1 -	Out	Adde		40			
	1	•	0	•	1			
	1		10		1			
	0	0	1		0			
	0	1	1		0			
Γ	0	0	So		1			
T	0	1		1	1			
Ī	1	0		1	0			
1	1	1		1	0			
	1	0		1	1			
	1	1		1	1			



Name:

12. (5 pts) Given the left-right shift register shown below answer the following questions. Place an 'x' for don't care conditions on the non-relevant outputs.

Note: Each Control input 'e0 and e1' as listed in the function table is shown twice in the diagram.



Control	Function	over the transfer		ndama,
0 0 0 1 1 0 1 1	No change Shift left Shift right Parallel load	Shift right input	$\begin{array}{c cccc} D_3 & D_2 & D_1 & D_0 \\ \hline Q_1 & Q_2 & Q_1 & Q_0 \\ \hline & & & & & & \\ \end{array}$	— Shift right output — Shift left input

a. Fill in the shift output table below for the clocks Clk₁-to-Clk₄ given the following parallel load input to the shift register on clock Clk₀. Place an 'x' for don't care conditions on the non-relevant outputs.

CIK					
D_3	D_2	D_1	D_0	C_1	Co
1	1	0	1	1	1

Clk₁-to-Clk₄

Clk_1	Clk ₂	Clk ₃	Clk ₄	c_1	$\mathbf{c_0}$
				_	
				1	0
	Clk ₁	Clk ₁ Clk ₂	Clk ₁ Clk ₂ Clk ₃	Clk ₁ Clk ₂ Clk ₃ Clk ₄	Clk1 Clk2 Clk3 Clk4 c1 1 1 1



Name:

b. Fill in the state output of Q₀-to-Q₃ on clock Clk₄ given the input 'Enable=1' AND the following Input serial load of the shift-register in clocks Clk₀-to-Clk₃

Clk₀-to-Clk₃

CIR() to CIR()						
	Clk_0	Clk ₁	Clk ₂	Clk ₃	C_1	C_0
Shift Right Input	0	1	0	0	1	0
Shift Left Input	1	0	1	1	1	U

Clk₄

CIK4						
Q_3	Q_2	Q_1	Q_0	C_1	C_0	Enable
				0	0	1