

University of Leeds  
School of Electronic and Electrical Engineering

## **ELEC5870M Interim Report**

### **Fabrication of Enhancement Mode pHEMT Devices via Gate Recession**

**Student:** Harry Carless  
**Student ID:** 201508537

**Supervisor:** Dr Christopher Wood  
**Assessor:** Mr Rob Farr

---

# Abstract

Abstract goes here

# Contents

<b>Abstract</b>	i
<b>1 Introduction</b>	1
1.1 Context and Motivation . . . . .	1
1.2 Importance of III–V HEMTs . . . . .	1
1.3 Current Landscape and Relevance . . . . .	1
1.4 Scope and Structure of the Report . . . . .	2
<b>2 Technical Background</b>	3
2.1 pHEMT Layer Structure . . . . .	3
2.2 Formation of the Two-Dimensional Electron Gas . . . . .	3
2.3 Depletion-Mode Operation in GaAs pHEMTs . . . . .	3
<b>3 Fabrication of Depletion-Mode pHEMT Devices</b>	4
3.1 Overview of the Fabrication Workflow . . . . .	4
3.2 Mesa Definition . . . . .	4
3.3 Ohmic Contact Formation . . . . .	4
3.4 Gate Metallisation . . . . .	4
3.5 Final Device Completion and Inspection . . . . .	4
3.6 Summary of Fabricated Devices . . . . .	4
3.7 Key Technical Lessons Learned . . . . .	4
<b>4 Electrical Characterisation and Critical Analysis</b>	5
4.1 Measurement Setup . . . . .	5
4.2 Output Characteristics (ID–VD) . . . . .	5
4.3 Transfer Characteristics (ID–VG) . . . . .	5
4.4 Gate Leakage Behaviour . . . . .	5
4.5 Threshold-Voltage Extraction . . . . .	5
4.6 Variability, Non-Idealities and Interpretation . . . . .	5
4.7 Implications for Process Control and Device Behaviour . . . . .	5
<b>5 Exploration of Enhancement-Mode HEMT Devices</b>	6
5.1 Motivation for Enhancement-Mode Operation . . . . .	6
5.2 Mechanisms for Achieving Enhancement Mode . . . . .	6
5.3 Challenges of Gate Recessing Without an Etch-Stop Layer . . . . .	6
5.4 Proposed Fabrication Strategy for Semester Two . . . . .	6
5.5 Ideal Outcomes and Target Behaviour . . . . .	6
5.6 Logic Motivation and Stretch Goal . . . . .	6
<b>6 Reflection and Project Management</b>	7

6.1	Summary of Progress . . . . .	7
6.2	Challenges and Adaptations . . . . .	7
6.3	Skills Developed . . . . .	7
6.4	Lessons for Semester Two . . . . .	7
<b>7</b>	<b>Semester Two Plan</b>	<b>8</b>
7.1	Gantt Chart . . . . .	8
7.2	Planned Technical Deliverables . . . . .	8
7.3	Risk Mitigation Strategy . . . . .	8
<b>References</b>		<b>9</b>
<b>A</b>	<b>Additional Figures</b>	<b>10</b>
<b>B</b>	<b>Code and Process Flow</b>	<b>11</b>

# List of Figures

# CHAPTER 1

---

## Introduction

### 1.1 Context and Motivation

Modern electronic and communication systems impose increasingly demanding requirements on the devices that form their signal paths. Higher carrier frequencies, lower permissible noise levels, stricter linearity constraints and improved power efficiency are now expected. At the device level, these system requirements manifest as targets for cut-off frequency, noise figure, gain and power handling that conventional silicon technologies cannot always achieve.

High-electron-mobility transistors meet many of these system requirements through the use of a carefully engineered heterojunction, which is the interface between two semiconductor materials with different band structures. This band discontinuity causes electrons to collect in a very thin region at the heterojunction, creating a highly mobile sheet of charge carriers known as a two-dimensional electron gas (2DEG). The key advantage of this arrangement is that the 2DEG forms without the need to place donor atoms directly in the conduction path. In contrast to MESFETs, where electrons move through a doped channel, the absence of ionised impurities in a HEMT channel greatly reduces Coulomb scattering [1]. As a result, electrons can move more freely, giving the device high mobility, high transconductance and predictable behaviour at high frequencies. These characteristics allow HEMTs to operate reliably across a broad frequency range, typically from around 1 GHz to beyond 100 GHz [2], making them well suited to low-noise amplifiers, receiver front ends and other high-frequency subsystems.

Within this context, it is necessary to understand how the structure and processing of III–V HEMTs influence their electrical behaviour. Practical device performance is shaped not only by the underlying material system, but also by the fabrication steps used to define the channel, contacts and gate.

Engaging directly with these processes provides a clearer view of how device characteristics emerge from both design and implementation. This interim report therefore introduces the key principles that underpin HEMT operation and presents the fabrication and analysis of GaAs-based pseudomorphic III–V HEMT devices produced during the first phase of the project.

### 1.2 Importance of III–V HEMTs

III–V compound semiconductors play a central role in enabling the performance characteristics associated with HEMT devices. Materials such as GaAs, InP and GaN possess band structures and carrier transport properties that support high-frequency operation, low noise and, in some cases, high power density. [2] Their relatively low effective electron mass and favourable mobility characteristics provide a foundation for transistor behaviour that is difficult to achieve with silicon CMOS or SiGe bipolar processes over the same frequency range. [?]

The heterostructure engineering available within III–V systems allows precise control over carrier confinement, channel composition and interface quality. By separating charge carriers from their parent dopants, these structures sustain mobility values that directly translate into high transconductance and improved gain at microwave frequencies. As a result, III–V HEMTs continue to serve key functions in low-noise receivers, high-frequency amplifiers and specialist instrumentation.

### 1.3 Current Landscape and Relevance

Although silicon RF technologies have progressed significantly, particularly in CMOS and SiGe BiCMOS platforms, III–V HEMTs remain important in domains where the highest noise performance, highest frequency operation or highest power density are required. Their continued use in satellite commu-

nication payloads, microwave backhaul links, scientific instrumentation and radar receivers reflects the practical advantages of III–V material systems in these regimes.

Contemporary research and industry practice continue to refine III–V device structures, epitaxial growth methods and fabrication processes to improve linearity, noise behaviour and frequency response. Even where silicon-based technologies dominate large-volume commercial applications, III–V HEMTs retain a critical role in performance-driven systems that cannot rely solely on silicon.

#### **1.4 Scope and Structure of the Report**

This interim report introduces the fundamental operating principles of III–V HEMT devices and describes the fabrication and characterisation work completed during the first phase of the project. The report begins with the physical structure and behaviour of pseudomorphic HEMTs, followed by a summary of the cleanroom fabrication processes used to produce the devices analysed here. Their electrical characteristics are then examined through transfer behaviour, output curves, transconductance and threshold voltage extraction.

The final sections provide a reflection on project management and skills development, before outlining the planned technical work for the second semester.

# CHAPTER 2

---

## Technical Background

2.1 pHEMT Layer Structure

2.2 Formation of the  
Two-Dimensional Electron Gas

2.3 Depletion-Mode Operation in  
GaAs pHEMTs

# CHAPTER 3

---

## Fabrication of Depletion-Mode pHEMT Devices

- 3.1 Overview of the Fabrication Workflow
- 3.2 Mesa Definition
- 3.3 Ohmic Contact Formation
- 3.4 Gate Metallisation
- 3.5 Final Device Completion and Inspection
- 3.6 Summary of Fabricated Devices
- 3.7 Key Technical Lessons Learned

# CHAPTER 4

---

## Electrical Characterisation and Critical Analysis

- 4.1 Measurement Setup
- 4.2 Output Characteristics (ID–VD)
- 4.3 Transfer Characteristics  
(ID–VG)
- 4.4 Gate Leakage Behaviour
- 4.5 Threshold-Voltage Extraction
- 4.6 Variability, Non-Idealities and Interpretation
- 4.7 Implications for Process Control and Device Behaviour

# CHAPTER 5

---

## Exploration of Enhancement-Mode HEMT Devices

- 5.1 Motivation for Enhancement-Mode Operation
- 5.2 Mechanisms for Achieving Enhancement Mode
- 5.3 Challenges of Gate Recessing Without an Etch-Stop Layer
- 5.4 Proposed Fabrication Strategy for Semester Two
- 5.5 Ideal Outcomes and Target Behaviour
- 5.6 Logic Motivation and Stretch Goal

# CHAPTER 6

---

## Reflection and Project Management

- 6.1 Summary of Progress
- 6.2 Challenges and Adaptations
- 6.3 Skills Developed
- 6.4 Lessons for Semester Two

# CHAPTER 7

---

## Semester Two Plan

7.1 Gantt Chart

7.2 Planned Technical Deliverables

7.3 Risk Mitigation Strategy

---

## Bibliography

- [1] F. Ali and A. K. Gupta, *HEMTs and HBTs: Devices, Fabrication and Circuits*. Artech House Microwave Library, 1991.
- [2] W. Liu, *Fundamentals of III-V Devices - HBTs, MESFETs, and HEMTs*. John Wiley and Sons, 1999.

## APPENDIX A

---

### Additional Figures

## APPENDIX B

---

### Code and Process Flow