

University of Leeds
School of Electronic and Electrical Engineering

ELEC5870M Interim Report

Fabrication of Enhancement Mode HEMT Devices via Gate Recession

Student: Harry Carless
Student ID: 201508537

Supervisor: Dr Christopher Wood
Assessor: Mr Rob Farr

Abstract

Abstract goes here

Acknowledgements

Abbreviations

2DEG	Two-dimensional electron gas
HEMT	High-electron-mobility transistor

Contents

Abstract	i
Acknowledgements	ii
Abbreviations	iii
1 Introduction	1
2 Technical Background	2
2.1 Overview of GaAs/AlGaAs HEMTs	2
2.2 The GaAs/AlGaAs Heterostructure	2
2.3 HEMT Operating Principles	3
3 Fabrication of Depletion-Mode HEMT Devices	5
3.1 Overview of the Fabrication Workflow	5
3.2 Mesa Definition and Isolation Etch	5
3.3 Ohmic Contact Formation	6
3.4 Gate Formation and Final Inspection	7
4 Electrical Characterisation and Critical Analysis	9
4.1 Measurement Setup	9
4.2 Output Characteristics (ID–VD)	9
4.3 Transfer Characteristics (ID–VG)	9
4.4 Gate Leakage Behaviour	9
4.5 Threshold-Voltage Extraction	9
4.6 Variability, Non-Idealities and Interpretation	9
4.7 Implications for Process Control and Device Behaviour	9
5 Exploration of Enhancement-Mode HEMT Devices	10
5.1 Motivation for Enhancement-Mode Operation	10
5.2 Mechanisms for Achieving Enhancement Mode	10
5.3 Challenges of Gate Recessing Without an Etch-Stop Layer	10
5.4 Proposed Fabrication Strategy for Semester Two	10
5.5 Ideal Outcomes and Target Behaviour	10
5.6 Logic Motivation and Stretch Goal	10

6	Reflection and Project Management	11
6.1	Summary of Progress	11
6.2	Challenges and Adaptations	11
6.3	Skills Developed	11
6.4	Lessons for Semester Two	11
7	Semester Two Plan	12
7.1	Gantt Chart	12
7.2	Planned Technical Deliverables	12
7.3	Risk Mitigation Strategy	12
	References	13
A	Additional Figures	14
B	Code and Process Flow	15

List of Tables

List of Figures

2.1	Band Structure Diagram of the AlGaAs/GaAs interface demonstrating the resulting Two-Dimensional Electron Gas (2DEG) formed in a Potential Well. . . .	2
2.2	Cross-section of the GaAs/AlGaAs HEMT used in this project (not to scale). . .	2
3.1	Mesa lithography mask used for defining isolated device regions (Post-Development).	6
3.2	Dual-layer LOR/S1803 resist stack after development showing the wider LOR opening that creates an undercut for clean metal lift-off.	7
3.3	Ohmic contacts after lift-off.	7
3.4	Gate contacts after lift-off.	8

CHAPTER 1

Introduction

Modern communication, sensing, and microwave systems impose increasingly demanding requirements on the semiconductor devices that form their front-end signal paths. Higher operating frequencies, tighter noise constraints and strict linearity targets continue to push transistor technologies beyond the capabilities of many silicon-based platforms. Although silicon processes have made notable progress in recent years, they do not always provide the carrier mobility, noise performance or high-frequency gain required in performance-critical microwave and millimetre-wave applications.

III–V High–Electron–Mobility Transistors (HEMTs) play a central role in addressing these challenges. Their heterostructure–based design creates a highly conductive channel at the interface between two semiconductor layers with different bandgaps. At this interface a two–dimensional electron gas (2DEG) forms, supporting exceptionally high carrier mobility. The resulting strong transconductance, stable high–frequency behaviour and low–noise performance have firmly established HEMTs as core devices throughout microwave and millimetre–wave circuit design.

Research activity within the field has increasingly shifted toward gallium nitride (GaN) HEMTs, driven by the material properties enabled by its wide bandgap. GaN supports high breakdown voltages, strong power–handling capability and robust operation under large electric fields, making it the preferred choice for many high–power and high–linearity applications [cite needed]. Despite this growing dominance, gallium arsenide (GaAs) HEMTs remain one of the most mature and well characterised III–V transistor platforms. Their stability, extensive documentation and long industrial history continue to make them an invaluable system for studying the relationships between heterostructure design, device architecture and electrical behaviour.

For the purposes of this project, GaAs presents clear practical and technical advantages. The Leeds Nanotechnology Cleanroom maintains established, reliable processes for GaAs/AlGaAs heterostructures, and suitable wafers are readily available with reproducible epitaxial quality [1]. This provides a controlled environment in which HEMT structures can be fabricated and analysed systematically. The work undertaken here aims to investigate how variations in device structure influence key electrical characteristics, including threshold voltage, transconductance, leakage behaviour and the overall conduction profile of the device. The intention is to determine how specific structural changes translate into measurable shifts in device performance, building a clear link between fabrication choices and the resulting electrical behaviour.

CHAPTER 2

Technical Background

2.1 Overview of GaAs/AlGaAs HEMTs

In the GaAs/AlGaAs HEMTs used in this project, the interface between the GaAs channel layer and the overlying AlGaAs barrier produces a discontinuity in the conduction band because the two materials have different bandgaps. This offset creates a potential well on the GaAs side of the junction, as demonstrated in 2.1. Electrons supplied by silicon donors in the modulation-doped AlGaAs layer transfer into this well and accumulate to form the 2DEG that serves as the conducting channel. This 2DEG forming at the interface is the defining feature of the HEMT structure [2].




Figure 2.1: Band Structure Diagram of the AlGaAs/GaAs interface demonstrating the resulting Two-Dimensional Electron Gas (2DEG) formed in a Potential Well.

2.2 The GaAs/AlGaAs Heterostructure

The HEMTs used in this project are based on a conventional GaAs/AlGaAs heterostructure in which a sequence of epitaxial layers is engineered to create and control a two-dimensional electron gas (2DEG). A schematic cross-section of the structure is shown in Figure 2.2, highlighting the cap, donor, spacer and channel layers that together define the electrical behaviour of the device.




Figure 2.2: Cross-section of the GaAs/AlGaAs HEMT used in this project (not to scale).

At the top of the structure lies a thin, highly doped GaAs cap layer. This cap provides a stable surface for forming the Schottky gate contact and prevents oxidation of the underlying AlGaAs. Its high conductivity also assists charge access to the regions adjoining the source and drain contacts.

Beneath the cap is the Si-doped AlGaAs donor layer. Silicon donors in AlGaAs supply electrons that preferentially transfer into the GaAs channel due to the conduction-band discontinuity at the heterointerface. This arrangement is known as modulation doping, as the dopants are placed in the barrier rather than in the channel. The donor concentration and its distance from the interface set the available carrier population for the 2DEG.

A thin undoped AlGaAs spacer layer separates the donor layer from the GaAs channel. Although only a few nanometres thick, it plays a crucial role in determining device performance. By physically separating the 2DEG from the ionised silicon donors, the spacer suppresses Coulomb scattering and allows carriers to move through the channel with significantly higher mobility. This benefit becomes particularly pronounced at cryogenic temperatures, where phonon scattering is reduced, and impurity scattering would otherwise dominate. The spacer thickness therefore influences both the electrostatic coupling to the gate and the mobility of carriers within the 2DEG.

The GaAs channel beneath the spacer hosts the 2DEG. Electrons accumulate at the AlGaAs/GaAs interface, where the conduction-band offset creates a quantum-well-like potential that confines carriers to a narrow region within the GaAs. This interfacial channel is responsible for the high-mobility transport behaviour characteristic of GaAs/AlGaAs HEMTs.

Together, these layers define the depth, density and confinement of the 2DEG, providing the structural basis for the electrical behaviour analysed later in this report.

2.3 HEMT Operating Principles

The electrical behaviour of the GaAs/AlGaAs HEMTs used in this project is governed by the interaction between the Schottky gate contact and the two-dimensional electron gas (2DEG) formed within the heterostructure. When a metal is deposited on the GaAs surface, a Schottky barrier is formed, giving rise to a depletion region beneath the gate. Applying a gate voltage modulates this depletion region and enables electrostatic control of the 2DEG at the AlGaAs/GaAs interface.

A negative gate voltage widens the depletion region and reduces the electron density within the underlying 2DEG. As the voltage becomes more negative, the carrier concentration continues to fall until the 2DEG is fully depleted; the corresponding gate voltage defines the threshold voltage of the device.

When a drain voltage is applied, electrons flow laterally through the 2DEG from source to drain. At low drain voltages the channel remains uniformly accumulated, resulting in a linear relationship between drain current and drain voltage. As the drain voltage increases, the channel near the drain becomes progressively depleted, leading to pinch-off. Beyond this point the drain

current saturates, with the saturation level determined primarily by the gate voltage.

The sensitivity of the drain current to changes in gate voltage is expressed through the transconductance, $g_m = \partial I_D / \partial V_G$. High values of g_m arise from strong electrostatic coupling between the gate and the 2DEG, together with the high intrinsic mobility of carriers within the channel.

The Schottky gate introduces a finite leakage current, particularly at large negative gate biases where thermionic emission and tunnelling processes become more significant. The magnitude of this leakage depends on the quality of the gate interface, the barrier height and the condition of the semiconductor surface.

Together, these electrostatic and transport processes describe how a GaAs/AlGaAs HEMT functions as a field-effect transistor and provide the basis for the electrical characterisation presented later in this report.

CHAPTER 3

Fabrication of Depletion-Mode HEMT Devices

3.1 Overview of the Fabrication Workflow

The depletion-mode HEMTs characterised in this report were fabricated using the standard III-V device process established within the Leeds Nanotechnology Cleanroom. This workflow follows the routine sequence used for GaAs/AlGaAs transistors in this facility: it comprises mesa definition, Ohmic contact formation, contact annealing, and Schottky-gate metallisation. This well-established procedure was followed without modification and carried out over four full-day laboratory sessions. The devices produced through this workflow provide a necessary baseline; they allow for a reliable comparison against which the behaviour of devices with different structures and dimensions can be evaluated later in this project.

3.2 Mesa Definition and Isolation Etch

The fabrication process began with the electrical isolation of individual device regions through mesa etching. Prior to lithography, the GaAs wafer was cleaned sequentially in acetone, isopropanol (IPA), and deionised water (DI) to remove organic residues and ensure sufficient photoresist adhesion. To further enhance the bonding interface between the substrate and the resist, a Surpass primer was spun onto the wafer. This priming step is critical for wet-etching applications: it modifies the surface tension to prevent the etchant from penetrating under the resist edges (an effect known as undercutting) which would otherwise lead to the delamination of the mask. A positive photoresist (S1803) was then spun onto the sample at 3000 rpm, soft-baked at approximately 115 °C, and subsequently patterned with exposure from the Heidelberg MLA 150 Maskless Aligner (MLA).

Following exposure, the sample was immersed in a caustic Microposit developer solution for 45 seconds, followed by a thorough 2 stage DI water rinse and a nitrogen blow-dry to reveal the mesa patterns. The mesa pattern was then transferred into the wafer using a sulphuric acid, hydrogen peroxide, and water wet-etch solution ($H_2SO_4 : H_2O_2 : H_2O$ in a 160:8:1 ratio). This etchant is highly suited to GaAs/AlGaAs mesa formation: it produces a controllable, moderately fast isotropic etch that removes the active layers uniformly. The rate is sufficiently slow to allow for an accurate timed etch of a shallow ≈ 200 nm recess, yet it remains fast enough to be practical for routine device isolation.

To calibrate the process, an initial 30 s pilot etch was performed; subsequent measurement using an Alpha-Step profilometer revealed an etch depth of 114 nm, corresponding to an initial




Figure 3.1: Mesa lithography mask used for defining isolated device regions (Post-Development).

etch rate of 3.8 nm s^{-1} . To reach the target depth of 200 nm, a further 86 nm of material required removal. Assuming a constant etch rate, a second etch duration of 22 s was calculated and performed; however, the final measured depth reached only 177 nm. This indicates that the second etch only removed an additional 63 nm at a reduced effective rate of approximately 2.9 nm s^{-1} . While a total depth of 177 nm is sufficient for device isolation (as it successfully penetrates the active GaAs/AlGaAs heterostructure layers), the discrepancy in rates highlights the intrinsic sensitivity of the wet-etch chemistry.

A theory for the observed reduction in the mean etch rate during the second step is attributed to the formation of a native oxide layer on the GaAs surface during the interval in which the sample was removed for profilometry. This oxide layer creates an "incubation period" at the start of the second etch: sample etching is delayed while the etchant penetrates the oxide before reaching the underlying semiconductor. Because the second etch (22 s) was shorter than the first (30 s), this non-productive period represented a larger percentage of the total etch time; consequently, the average rate for that specific step was significantly lowered.

3.3 Ohmic Contact Formation

The formation of low-resistance Ohmic contacts is a critical prerequisite for accessing the two-dimensional electron gas (2DEG) within the heterostructure. When metal is deposited directly onto the GaAs cap, the interface naturally forms a Schottky barrier due to Fermi-level pinning at the surface states: this creates a rectifying junction that restricts carrier injection. To overcome this, a specific metallisation scheme and thermal processing step are required to facilitate field-emission (tunnelling) conduction. The objective is to create a heavily doped n^+ region beneath the contact pads that extends down towards the channel; this high doping density significantly narrows the depletion width of the barrier, allowing electrons to tunnel freely between the metal and the semiconductor with linear $I - V$ characteristics.

To define these contacts, a dual-layer photoresist stack comprising Lift-Off-Resist (LOR) beneath S1803 was employed. A single photoresist layer typically develops near-vertical sidewalls: this causes the evaporated metal to form a continuous film across both the wafer surface and the photoresist edges, making lift-off unreliable and often leaving metallic "fences" around the con-

tact perimeter. The dual-layer stack mitigates this by exploiting the higher developer solubility of the LOR base layer. During development, the LOR recedes laterally more than the S1803 above it, producing a distinct undercut profile. This physical overhang breaks the continuity of the deposited metal film, ensuring that the metal on top of the photoresist is electrically and mechanically separated from the device contacts. Consequently, solvent-based lift-off yields sharply defined openings free of edge defects.




Figure 3.2: Dual-layer LOR/S1803 resist stack after development showing the wider LOR opening that creates an undercut for clean metal lift-off.

Following lithography, the metallisation was performed by the thermal evaporation of a AuGeNi eutectic pellet. The composition of this alloy is functionally specific: Germanium (Ge) serves as the amphoteric dopant which, upon substituting into Gallium sites, acts as a donor; Nickel (Ni) acts as a wetting agent to prevent the Gold-Germanium from "balling up" during the melt and assists in the diffusion process; and Gold (Au) provides the necessary low-resistance conductivity.

To activate the contacts, the sample underwent Rapid Thermal Annealing (RTA). It is during this thermal cycle that the transition from rectifying to Ohmic behaviour occurs. The heat drives the Germanium atoms to diffuse through the AlGaAs layers and into the GaAs lattice, locally creating the requisite n^+ doping profile. This effectively "thins" the potential barrier at the interface, establishing a low-resistance tunnelling path that connects the surface metallisation electrically to the buried 2DEG.



Figure 3.3: Ohmic contacts after lift-off.

3.4 Gate Formation and Final Inspection

With the Ohmic contacts established and annealed, a third photolithography step was performed to define the Schottky gate. As with the previous stage, a dual-layer resist stack was utilised to

ensure a clean lift-off. The gate electrode was aligned centrally between the source and drain contacts; its placement is critical, as it provides the electrostatic control required to modulate the carrier density within the channel.

Following development, a Ti/Au stack was evaporated to form the gate electrode. In this configuration, the Titanium (Ti) layer serves as a vital adhesion layer to the semiconductor surface, while the thick Gold (Au) layer provides a stable Schottky barrier and minimises gate resistance. Unlike the Ohmic contacts, the gate metallisation is not annealed; preserving the Schottky barrier height is essential for minimising leakage current and maintaining effective depletion control over the channel.

After metallisation, the resist was removed using solvent lift-off to reveal the final device structure. A small number of lift-off defects (primarily isolated metallic particles) were observed under the microscope and subsequently removed using brief, gentle ultrasonic cleaning. The removal of these artefacts is essential for device reliability: they can otherwise cause electrical short circuits, particularly around the sensitive gate edges.




Figure 3.4: Gate contacts after lift-off.

The completed devices were examined using optical microscopy to ensure process integrity. The mesas exhibited clean, well-defined sidewalls; the Ohmic pads were properly positioned; and the gate electrodes showed sharp, uninterrupted edges with no evidence of bridging or residual flakes. Overall, the fabrication process yielded a high-quality array of depletion-mode HEMTs suitable for subsequent electrical characterisation.

CHAPTER 4

Electrical Characterisation and Critical Analysis

4.1 Measurement Setup

4.2 Output Characteristics (ID–VD)

4.3 Transfer Characteristics (ID–VG)

4.4 Gate Leakage Behaviour

4.5 Threshold-Voltage Extraction

4.6 Variability, Non-Idealities and Interpretation

4.7 Implications for Process Control and Device Behaviour

CHAPTER 5

Exploration of Enhancement-Mode HEMT Devices

- 5.1 Motivation for Enhancement-Mode Operation
- 5.2 Mechanisms for Achieving Enhancement Mode
- 5.3 Challenges of Gate Recessing Without an Etch-Stop Layer
- 5.4 Proposed Fabrication Strategy for Semester Two
- 5.5 Ideal Outcomes and Target Behaviour
- 5.6 Logic Motivation and Stretch Goal

CHAPTER 6

Reflection and Project Management

6.1 Summary of Progress

6.2 Challenges and Adaptations

6.3 Skills Developed

6.4 Lessons for Semester Two

CHAPTER 7

Semester Two Plan

7.1 Gantt Chart

7.2 Planned Technical Deliverables

7.3 Risk Mitigation Strategy

Bibliography

- [1] The University of Leeds, “Leeds nanotechnology cleanroom process gallery.” Available at: <https://cleanroom.leeds.ac.uk/>.
- [2] W. Liu, *Fundamentals of III-V Devices: HBTs, MESFETs, and HEMTs*. John Wiley and Sons, 1999.

APPENDIX A

Additional Figures

APPENDIX B

Code and Process Flow