

University of Leeds  
School of Electronic and Electrical Engineering

## **ELEC5870M Interim Report**

### **Fabrication of Enhancement Mode HEMT Devices via Gate Recession**

**Student:** Harry Carless  
**Student ID:** 201508537

**Supervisor:** Dr Christopher Wood  
**Assessor:** Mr Rob Farr

---

# Abstract

Abstract goes here

---

# Acknowledgements

---

# Abbreviations

|      |                                   |
|------|-----------------------------------|
| 2DEG | Two-dimensional electron gas      |
| HEMT | High-electron-mobility transistor |



# Contents

|                                                                       |            |
|-----------------------------------------------------------------------|------------|
| <b>Abstract</b>                                                       | <b>i</b>   |
| <b>Acknowledgements</b>                                               | <b>ii</b>  |
| <b>Abbreviations</b>                                                  | <b>iii</b> |
| <b>1 Introduction</b>                                                 | <b>1</b>   |
| <b>2 Technical Background</b>                                         | <b>3</b>   |
| 2.1 Overview of GaAs/AlGaAs HEMTs . . . . .                           | 3          |
| 2.2 The GaAs/AlGaAs Heterostructure . . . . .                         | 3          |
| 2.3 HEMT Operating Principles . . . . .                               | 4          |
| 2.3.1 Depletion-Mode Operation . . . . .                              | 4          |
| 2.3.2 Enhancement-Mode Operation . . . . .                            | 5          |
| 2.3.3 Output Characteristics and Transport . . . . .                  | 5          |
| <b>3 Fabrication of Depletion-Mode HEMT Devices</b>                   | <b>6</b>   |
| 3.1 Overview of the Fabrication Workflow . . . . .                    | 6          |
| 3.2 Mesa Definition and Isolation Etch . . . . .                      | 6          |
| 3.3 Ohmic Contact Formation . . . . .                                 | 7          |
| 3.4 Gate Formation and Final Inspection . . . . .                     | 9          |
| <b>4 Electrical Characterisation and Critical Analysis</b>            | <b>10</b>  |
| 4.1 Measurement Setup . . . . .                                       | 10         |
| 4.2 Output Characteristics (ID–VD) . . . . .                          | 10         |
| 4.3 Transfer Characteristics (ID–VG) . . . . .                        | 10         |
| 4.4 Gate Leakage Behaviour . . . . .                                  | 10         |
| 4.5 Threshold-Voltage Extraction . . . . .                            | 10         |
| 4.6 Variability, Non-Idealities and Interpretation . . . . .          | 10         |
| 4.7 Implications for Process Control and Device Behaviour . . . . .   | 10         |
| <b>5 Exploration of Enhancement-Mode HEMT Devices</b>                 | <b>11</b>  |
| 5.1 Motivation for Enhancement-Mode Operation . . . . .               | 11         |
| 5.2 Mechanisms for Achieving Enhancement Mode . . . . .               | 11         |
| 5.3 Challenges of Gate Recessing Without an Etch-Stop Layer . . . . . | 11         |
| 5.4 Proposed Fabrication Strategy for Semester Two . . . . .          | 11         |

---

|          |                                               |           |
|----------|-----------------------------------------------|-----------|
| 5.5      | Ideal Outcomes and Target Behaviour . . . . . | 11        |
| 5.6      | Logic Motivation and Stretch Goal . . . . .   | 11        |
| <b>6</b> | <b>Reflection and Project Management</b>      | <b>12</b> |
| 6.1      | Summary of Progress . . . . .                 | 12        |
| 6.2      | Challenges and Adaptations . . . . .          | 12        |
| 6.3      | Skills Developed . . . . .                    | 12        |
| 6.4      | Lessons for Semester Two . . . . .            | 12        |
| <b>7</b> | <b>Semester Two Plan</b>                      | <b>13</b> |
| 7.1      | Gantt Chart . . . . .                         | 13        |
| 7.2      | Planned Technical Deliverables . . . . .      | 13        |
| 7.3      | Risk Mitigation Strategy . . . . .            | 13        |
|          | <b>References</b>                             | <b>14</b> |
|          | <b>A Additional Figures</b>                   | <b>15</b> |
|          | <b>B Code and Process Flow</b>                | <b>16</b> |

# List of Tables

# List of Figures

|     |                                                                                                                                                       |   |
|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------|---|
| 2.1 | Band Structure Diagram of the AlGaAs/GaAs interface demonstrating the resulting Two-Dimensional Electron Gas (2DEG) formed in a Potential Well. . . . | 3 |
| 2.2 | Cross-section of the GaAs/AlGaAs HEMT used in this project (not to scale). . .                                                                        | 3 |
| 3.1 | Mesa lithography mask used for defining isolated device regions (Post-Development).                                                                   | 7 |
| 3.2 | Dual-layer LOR/S1803 resist stack after development showing the wider LOR opening that creates an undercut for clean metal lift-off. . . . .          | 8 |
| 3.3 | Ohmic contacts after lift-off. . . . .                                                                                                                | 8 |
| 3.4 | Gate contacts after lift-off. . . . .                                                                                                                 | 9 |

# CHAPTER 1

---

## Introduction

Modern communication, sensing, and microwave systems impose increasingly demanding requirements on the semiconductor devices that form their front-end signal paths. Higher operating frequencies, tighter noise constraints, and strict linearity targets continue to push transistor technologies beyond the capabilities of many silicon-based platforms. [1] Although silicon processes have made notable progress in recent years, they often fall short in providing the necessary electron mobility, noise performance, or high-frequency gain required for performance-critical microwave and millimetre-wave applications. (e.g. silicon's  $1200 \text{ cm}^2/\text{Vs}$  compared to GaAs's  $6500 \text{ cm}^2/\text{Vs}$  in transistors for MMICs) [1]

III–V High–Electron–Mobility Transistors (HEMTs) play a central role in addressing these challenges. Their heterostructure–based design creates a highly conductive channel at the interface between two semiconductor layers with different bandgaps. At this interface a two–dimensional electron gas (2DEG) forms, supporting exceptionally high carrier mobility. The resulting strong transconductance, stable high–frequency behaviour and low–noise performance have firmly established HEMTs as core devices throughout microwave and millimetre–wave circuit design. [2]

Research activity within the field has increasingly shifted toward gallium nitride (GaN) HEMTs, driven by the material properties enabled by its wide bandgap. GaN supports high breakdown voltages, strong power–handling capability and robust operation under large electric fields, making it the preferred choice for many high–power and high–linearity applications [3]. Despite this growing dominance, gallium arsenide (GaAs) HEMTs remain one of the most mature and well characterised III–V transistor platforms. Their stability, extensive documentation and long industrial history continue to make them an invaluable system for studying the relationships between heterostructure design, device architecture and electrical behaviour.[4, 5]

For the purposes of this project, GaAs presents clear practical and technical advantages. The Leeds Nanotechnology Cleanroom maintains established, reliable processes for GaAs/AlGaAs heterostructures, and suitable wafers are readily available with reproducible epitaxial quality [6].

Standard GaAs/AlGaAs HEMTs are inherently depletion-mode devices; they naturally conduct current at zero gate bias and require a negative voltage to switch off. [2] This 'normally-on' behaviour is often undesirable as it necessitates complex negative polarity power supplies [7] and complicates the design of direct-coupled logic circuits. [8] Consequently, there is significant interest in developing enhancement-mode devices that are 'normally-off' and offer reduced power consumption.

One common approach to achieving enhancement-mode operation is to recess the gate into the AlGaAs donor layer, thereby reducing the amount of charge carriers available to form the channel and shifting the threshold voltage in the positive direction. [cite needed] However, achieving enhancement-mode operation through gate recessing is inherently non-trivial, as it requires precise and repeatable removal of only a few nanometres of material, with small variations in etch depth leading to significant changes in threshold voltage and device behaviour.

The primary objective of this project is to investigate the relationship between gate recess depth and threshold voltage in GaAs HEMTs, with a focus on understanding the practical limitations and repeatability of the fabrication process. This is achieved through the development of a gate recession process in which the gate contact is recessed into the AlGaAs donor layer to shift the threshold voltage into the positive region.


To provide a rigorous comparison between depletion-mode and enhancement-mode devices, this interim report first focuses on the fabrication and characterisation of a series of non-recessed depletion-mode devices, achieved in first semester. (Chapters 3 and 4). These standard depletion-mode devices serve as a control to validate the HEMT fabrication process and establish reference parameters throughout this project. Finally, Chapter 5 outlines the theory and proposed process strategy required to implement the precise donor layer etch needed to achieve enhancement-mode operation in the second phase of this work.

# CHAPTER 2

## Technical Background

### 2.1 Overview of GaAs/AlGaAs HEMTs


In the GaAs/AlGaAs HEMTs used in this project, the interface between the GaAs channel layer and the overlying AlGaAs barrier produces a discontinuity in the conduction band because the two materials have different bandgaps. This offset creates a potential well on the GaAs side of the junction, as demonstrated in 2.1. Electrons supplied by silicon donors in the modulation-doped AlGaAs layer transfer into this well and accumulate to form the 2DEG that serves as the conducting channel. This 2DEG forming at the interface is the defining feature of the HEMT structure [9].



**Figure 2.1:** Band Structure Diagram of the AlGaAs/GaAs interface demonstrating the resulting Two-Dimensional Electron Gas (2DEG) formed in a Potential Well.

### 2.2 The GaAs/AlGaAs Heterostructure

The HEMTs used in this project are based on a conventional GaAs/AlGaAs heterostructure in which a sequence of epitaxial layers is engineered to create and control a two-dimensional electron gas (2DEG). A schematic cross-section of the structure is shown in Figure 2.2, highlighting the cap, donor, spacer and channel layers that together define the electrical behaviour of the device.



**Figure 2.2:** Cross-section of the GaAs/AlGaAs HEMT used in this project (not to scale).

At the top of the structure lies a 10nm thick, highly doped GaAs cap layer. This cap provides a stable surface for forming the Schottky gate contact and prevents oxidation of the underlying AlGaAs. Its high conductivity also assists charge access to the regions adjoining the source and drain contacts.

Beneath the cap is the 40nm thick, Si-doped AlGaAs donor layer. Silicon donors in AlGaAs supply electrons that preferentially transfer into the GaAs channel due to the conduction-band discontinuity at the heterointerface. This arrangement is known as modulation doping, as the dopants are placed in the barrier rather than in the channel. The donor concentration and its distance from the interface set the available carrier population for the 2DEG.

A 15 nm thick undoped AlGaAs spacer layer separates the donor layer from the GaAs channel. This layer is critical to device performance: by physically isolating the 2DEG from the ionised silicon dopants, it drastically suppresses Coulomb scattering. [cite needed] This spatial separation allows carriers to travel through the channel with the exceptionally high mobility characteristic of HEMT devices. The effect is particularly pronounced at cryogenic temperatures, where phonon scattering is minimised and impurity scattering would otherwise dominate transport behaviour. [cite needed] Consequently, the spacer thickness involves a design trade-off: a thicker spacer improves mobility but reduces the electrostatic control (transconductance) of the gate over the channel.

The GaAs channel beneath the spacer hosts the 2DEG. Electrons accumulate at the AlGaAs/GaAs interface, where the conduction-band offset creates a quantum-well-like potential that confines carriers to a narrow region within the GaAs. This interfacial channel is responsible for the high-mobility transport behaviour characteristic of GaAs/AlGaAs HEMTs.

Together, these layers define the depth, density and confinement of the 2DEG, providing the structural basis for the electrical behaviour analysed later in this report.

## 2.3 HEMT Operating Principles

The electrical behaviour of the GaAs/AlGaAs HEMTs is governed by the interaction between the Schottky gate contact and the 2DEG formed within the heterostructure. When the gate metal is deposited on the GaAs surface, a Schottky barrier is formed, giving rise to a depletion region beneath the gate. Applying a gate voltage modulates this depletion region and enables electrostatic control of the 2DEG at the AlGaAs/GaAs interface.

### 2.3.1 Depletion-Mode Operation

The HEMTs fabricated in the first semester of this project are depletion-mode devices. In this conventional heterostructure as previously described, the combined thickness of the GaAs cap and the AlGaAs donor layer (totalling 50 nm) is greater than the zero-bias depletion width of the Schottky gate. Consequently, the 2DEG remains populated at  $V_G = 0$ , and the device naturally conducts.

A negative gate voltage is required to widen the depletion region until it physically intersects



the GaAs channel and terminates conduction. The specific negative bias at which the carrier concentration falls to zero defines the threshold voltage of the device ( $V_{th}$ ).

### 2.3.2 Enhancement-Mode Operation

Enhancement-mode operation is achieved when the device is "normally-off", requiring a positive gate voltage to initiate conduction. The transition from depletion-mode to enhancement-mode is fundamentally a modification of the gate-to-channel separation distance ( $d$ ). By utilising a gate recession process to etch through the GaAs cap and into the AlGaAs donor layer,  $d$  is reduced until the built-in potential of the Schottky contact is sufficient to fully deplete the 2DEG at zero bias.

Under these conditions, the threshold voltage shifts into the positive region. Conduction only occurs when a positive gate voltage is applied to pull the depletion region back towards the surface, allowing electrons to accumulate at the heterointerface. The research into processes to achieve this  $V_{th}$  shift is explored in Chapter 5.

### 2.3.3 Output Characteristics and Transport

When a drain voltage is applied, electrons flow laterally through the 2DEG from source to drain. At low drain voltages, the channel remains uniformly accumulated, resulting in a linear relationship between drain current and drain voltage. As the drain voltage increases, the channel near the drain becomes progressively depleted, leading to pinch-off. Beyond this point, the drain current saturates, with the saturation level determined primarily by the gate voltage.

**INSERT FIGURE HERE**

## CHAPTER 3

---

# Fabrication of Depletion-Mode HEMT Devices

### 3.1 Overview of the Fabrication Workflow


The depletion-mode HEMTs characterised in this report were fabricated using the standard III-V device process established within the Leeds Nanotechnology Cleanroom. This workflow follows the routine sequence used for GaAs/AlGaAs transistors in this facility: it comprises mesa definition, Ohmic contact formation, contact annealing, and Schottky-gate metallisation. This well-established procedure was followed without modification and carried out over four full-day laboratory sessions. The devices produced through this workflow provide a necessary baseline; they allow for a reliable comparison against which the behaviour of devices with different structures and dimensions can be evaluated later in this project.

### 3.2 Mesa Definition and Isolation Etch

The fabrication process began with the electrical isolation of individual device regions through mesa etching. Prior to lithography, the GaAs wafer was cleaned sequentially in acetone, isopropanol (IPA), and deionised water (DI) to remove organic residues and ensure sufficient photoresist adhesion. To further enhance the bonding interface between the substrate and the resist, a Surpass primer was spun onto the wafer. This priming step is critical for wet-etching applications: it modifies the surface tension to prevent the etchant from penetrating under the resist edges (an effect known as undercutting) which would otherwise lead to the delamination of the mask. A positive photoresist (S1803) was then spun onto the sample at 3000 rpm, soft-baked on a hot-plate at 115 °C, and subsequently patterned with exposure from the Heidelberg MLA 150 Maskless Aligner (MLA).

Following exposure, the sample was immersed in a caustic Microposit developer solution for 45 seconds, followed by a thorough 2 stage DI water rinse and a nitrogen blow-dry to reveal the mesa patterns. The mesa pattern was then transferred into the wafer using a sulphuric acid, hydrogen peroxide, and water wet-etch solution ( $H_2SO_4 : H_2O_2 : H_2O$  in a 1:8:160 ratio). This etchant is highly suited to GaAs/AlGaAs mesa formation: it produces a controllable, moderately fast isotropic etch that removes the active layers uniformly. The rate is sufficiently slow to allow for an accurate timed etch of a shallow  $\approx 200$  nm recess, yet it remains fast enough to be practical for routine device isolation.

To calibrate the process, an initial 30 s pilot etch was performed; subsequent measurement using an Alpha-Step profilometer revealed an etch depth of 114 nm, corresponding to an initial



**Figure 3.1:** Mesa lithography mask used for defining isolated device regions (Post-Development).

etch rate of  $3.8 \text{ nm s}^{-1}$ . To reach the target depth of  $200 \text{ nm}$ , a further  $86 \text{ nm}$  of material required removal. Assuming a constant etch rate, a second etch duration of  $22 \text{ s}$  was calculated and performed; however, the final measured depth reached only  $177 \text{ nm}$ . This indicates that the second etch only removed an additional  $63 \text{ nm}$  at a reduced effective rate of approximately  $2.9 \text{ nm s}^{-1}$ . While a total depth of  $177 \text{ nm}$  is sufficient for device isolation (as it successfully penetrates the active GaAs/AlGaAs heterostructure layers), the discrepancy in rates highlights the intrinsic sensitivity of the wet-etch chemistry.

A theory for the observed reduction in the mean etch rate during the second step is attributed to the formation of a native oxide layer on the GaAs surface during the interval in which the sample was removed for profilometry. This oxide layer creates an "incubation period" at the start of the second etch: sample etching is delayed while the etchant penetrates the oxide before reaching the underlying semiconductor. Because the second etch ( $22 \text{ s}$ ) was shorter than the first ( $30 \text{ s}$ ), this non-productive period represented a larger percentage of the total etch time; consequently, the average rate for that specific step was significantly lowered.


**[PROVIDE LITERATURE BACKUP TO THIS THEORY SUGGEST MITIGATION]**

### 3.3 Ohmic Contact Formation

The formation of low-resistance Ohmic contacts is a critical prerequisite for accessing the two-dimensional electron gas (2DEG) within the heterostructure. When metal is deposited directly onto the GaAs cap, the interface naturally forms a Schottky barrier due to Fermi-level pinning at the surface states: this creates a rectifying junction that restricts carrier injection. To overcome this, a specific metallisation scheme and thermal processing step are required to facilitate field-emission (tunnelling) conduction. The objective is to create a heavily doped  $n^+$  region beneath the contact pads that extends down towards the channel; this high doping density significantly narrows the depletion width of the barrier, allowing electrons to tunnel freely between the metal and the semiconductor with linear  $I - V$  characteristics.

To define these contacts, a dual-layer photoresist stack comprising Lift-Off-Resist (LOR) beneath S1803 was employed. A single photoresist layer typically develops near-vertical sidewalls:


this causes the evaporated metal to form a continuous film across both the wafer surface and the photoresist edges, making lift-off unreliable and often leaving metallic "fences" around the contact perimeter. The dual-layer stack mitigates this by exploiting the higher developer solubility of the LOR base layer. During development, the LOR recedes laterally more than the S1803 above it, producing a distinct undercut profile. This physical overhang breaks the continuity of the deposited metal film, ensuring that the metal on top of the photoresist is electrically and mechanically separated from the device contacts. Consequently, solvent-based lift-off yields sharply defined openings free of edge defects.



**Figure 3.2:** Dual-layer LOR/S1803 resist stack after development showing the wider LOR opening that creates an undercut for clean metal lift-off.

Following lithography, the metallisation was performed by the thermal evaporation of a AuGeNi eutectic pellet. The composition of this alloy is functionally specific: Germanium (Ge) serves as the amphoteric dopant which, upon substituting into Gallium sites, acts as a donor; Nickel (Ni) acts as a wetting agent to prevent the Gold-Germanium from "balling up" during the melt and assists in the diffusion process; and Gold (Au) provides the necessary low-resistance conductivity.

To activate the contacts, the sample underwent Rapid Thermal Annealing (RTA). It is during this thermal cycle that the transition from rectifying to Ohmic behaviour occurs. The heat drives the Germanium atoms to diffuse through the AlGaAs layers and into the GaAs lattice, locally creating the requisite  $n^+$  doping profile. This effectively "thins" the potential barrier at the interface, establishing a low-resistance tunnelling path that connects the surface metallisation electrically to the buried 2DEG.




**Figure 3.3:** Ohmic contacts after lift-off.

### 3.4 Gate Formation and Final Inspection

With the Ohmic contacts established and annealed, a third photolithography step was performed to define the Schottky gate. As with the previous stage, a dual-layer resist stack was utilised to ensure a clean lift-off. The gate electrode was aligned centrally between the source and drain contacts; its placement is critical, as it provides the electrostatic control required to modulate the carrier density within the channel.

Following development, a Ti/Au stack was evaporated to form the gate electrode. In this configuration, the Titanium (Ti) layer serves as a vital adhesion layer to the semiconductor surface, while the thick Gold (Au) layer provides a stable Schottky barrier and minimises gate resistance. Unlike the Ohmic contacts, the gate metallisation is not annealed; preserving the Schottky barrier height is essential for minimising leakage current and maintaining effective depletion control over the channel.

After metallisation, the resist was removed using solvent lift-off to reveal the final device structure. A small number of lift-off defects (primarily isolated metallic particles) were observed under the microscope and subsequently removed using brief, gentle ultrasonic cleaning. The removal of these artefacts is essential for device reliability: they can otherwise cause electrical short circuits, particularly around the sensitive gate edges.



**Figure 3.4:** Gate contacts after lift-off.

The completed devices were examined using optical microscopy to ensure process integrity. The mesas exhibited clean, well-defined sidewalls; the Ohmic pads were properly positioned; and the gate electrodes showed sharp, uninterrupted edges with no evidence of bridging or residual flakes. Overall, the fabrication process yielded a high-quality array of depletion-mode HEMTs suitable for subsequent electrical characterisation.

## CHAPTER 4

---

# Electrical Characterisation and Critical Analysis

4.1 Measurement Setup

4.2 Output Characteristics (ID–VD)

4.3 Transfer Characteristics (ID–VG)

4.4 Gate Leakage Behaviour

4.5 Threshold-Voltage Extraction

4.6 Variability, Non-Idealities and Interpretation

4.7 Implications for Process Control and Device Behaviour

## CHAPTER 5

---

# Exploration of Enhancement-Mode HEMT Devices

- 5.1 Motivation for Enhancement-Mode Operation
- 5.2 Mechanisms for Achieving Enhancement Mode
- 5.3 Challenges of Gate Recessing Without an Etch-Stop Layer
- 5.4 Proposed Fabrication Strategy for Semester Two
- 5.5 Ideal Outcomes and Target Behaviour
- 5.6 Logic Motivation and Stretch Goal

## CHAPTER 6

---

# Reflection and Project Management

6.1 Summary of Progress

6.2 Challenges and Adaptations

6.3 Skills Developed

6.4 Lessons for Semester Two



# CHAPTER 7

---

## Semester Two Plan

7.1 Gantt Chart

7.2 Planned Technical Deliverables

7.3 Risk Mitigation Strategy

---

# Bibliography

- [1] A. Chaturvedi, “Review of semiconductor materials for monolithic microwave millimeter wave integrated circuits,” *Materials Today: Proceedings*, vol. 37, pp. 1567–1570, 2021.
- [2] U. Mishra, P. Parikh, and Y.-F. Wu, “Algan/gan hemts-an overview of device operation and applications,” *Proceedings of the IEEE*, vol. 90, no. 6, pp. 1022–1031, 2002.
- [3] U. K. Mishra, L. Shen, T. E. Kazior, and Y.-F. Wu, “Gan-based rf power devices and amplifiers,” *Proceedings of the IEEE*, vol. 96, no. 2, pp. 287–305, 2008.
- [4] T. Mimura, “The early history of the high electron mobility transistor (hemt),” *IEEE Transactions on Microwave Theory and Techniques*, vol. 50, no. 3, pp. 780–782, 2002.
- [5] T. Mimura, S. Hiyamizu, T. Fujii, and K. Nanbu, “A new field-effect transistor with selectively doped gaas/n-alxgal-xas heterojunctions,” *Japanese Journal of Applied Physics*, vol. 19, p. L225, may 1980.
- [6] The University of Leeds, “Leeds nanotechnology cleanroom process gallery.” Available at: <https://cleanroom.leeds.ac.uk/>.
- [7] STMicroelectronics, *E-mode GaN technology: tips for best driving*, 2021. Explains why D-mode is undesirable for power converters due to ”shoot-through” risks at startup and the complexity of negative gate-drive circuitry.
- [8] X. Y. Q. S. et al, “Monolithically integrated enhancement/depletion-mode algan/gan hemt d flip-flop using fluorine plasma treatment,” *Journal of Semiconductors*, vol. 32, p. 065001, jun 2011.
- [9] W. Liu, *Fundamentals of III-V Devices: HBTs, MESFETs, and HEMTs*. John Wiley and Sons, 1999.

# APPENDIX A

---

## Additional Figures

## APPENDIX B

---

### Code and Process Flow