


All resistors are 1% thin film 0603 unless otherwise noted
All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size	Number	Revision
A4		
Date:	1-26-2022	Sheet of
File:	C:\Users\...\Power_Stage.SchDoc	Drawn By:



All resistors are 1% thin film 0603 unless otherwise noted
All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size	Number	Revision
A4		
Date:	1-26-2022	Sheet of
File:	C:\Users\...\MCU.SchDoc	Drawn By:

1

2

3

4

A

A

B



B

C



C

D


D



<https://ds.murata.co.jp/simsurfing/ntcthermistor.html?lcid=en-us>



<https://ds.murata.co.jp/simsurfing/ntcthermistor.html?lcid=en-us>



All resistors are 1% thin film 0603 unless otherwise noted
All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size	Number	Revision
A4		
Date:	1-26-2022	Sheet of
File:	C:\Users\...\MCU_Analog_1.SchDoc	Drawn By:



1

2

3

4

11-bit PWM DAC
 $f_{in} = 93.7 \text{ kHz}$



This circuit is implemented because I could not get the DACs to work properly.
Obviously it is not necessary with correctly working DACs.

Title		
Size	Number	Revision
A4		
Date:	1-26-2022	Sheet of
File:	C:\Users\...\PWM_DACs.SchDoc	Drawn By:

1


2

3

4

A

A




B

B

C

C



D

D


Title		
Size	Number	Revision
A4		
Date:	1-26-2022	Sheet of
File:	C:\Users\...\Internal_Supplies_1.SchDoc	Drawn By:

1

2



3

4



All resistors are 1% thin film 0603 unless otherwise noted
All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size	Number	Revision
A4		
Date:	1-26-2022	Sheet of
File:	C:\Users\...\Internal_Supplies_2.SchDoc	Drawn By:



All resistors are 1% thin film 0603 unless otherwise noted
 All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size A4	Number	Revision
Date: 1-26-2022	Sheet of	
File: C:\Users\...\AC&DC_Frontends.SchDoc	Drawn By:	

A

B

C


D

A

B


C

D



All resistors are 1% thin film 0603 unless otherwise noted
 All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size	Number	Revision
A4		
Date:	1-26-2022	Sheet of
File:	C:\Users\...\Control_Loop.SchDoc	Drawn By:



-d_TOT

Populate either

0-3.3V square wave
PWM_CARRIER_SQ

R71

4K3

PWM_Carrier
Tune frequency for
1Vp-p triangle wave
(~400 kHz)

C99
Cap
470 pF
C0G/NP0
AVSS

+3.3V_Reg

U24
IN- IN+
VCC GND
OUT
Generic SOT-23-5
Fast comparator

GND

R72

1K

+3.3V_Reg

+3.3V_Reg

U23

VCC1 IN
VCC1 VCC1
GND1 GND1

ISO7710FDR

GND

VBUS_+5V

VCC2

NC

OUT


GND2

VBUS-

R70


0R

PWM




All resistors are 1% thin film 0603 unless otherwise noted
All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size	Number	Revision
A4		
Date:	1-26-2022	Sheet of
File:	C:\Users\...\Pulse_Width_Modulator.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	1-26-2022	Sheet of
File:	C:\Users\...\Protection_Logic.SchDoc	Drawn By:



Board Stack Report