



Title		
Size	Number	Revision
Tabloid		
Date:	1-25-2022	Sheet of
File:	C:\Users\Main_sheet_Top.SchDoc	Drawn By:



All resistors are 1% thin film 0603 unless otherwise noted
 All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size	Number	Revision
A4		
Date:	1-25-2022	Sheet of
File:	C:\Users\...\Power_Stage.SchDoc	Drawn By:



All resistors are 1% thin film 0603 unless otherwise noted
All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size	Number	Revision
A4		
Date:	1-25-2022	Sheet of
File:	C:\Users\...\MCU.SchDoc	Drawn By:

1

2

3

4

A

A

B



B

C



C

D


D



<https://ds.murata.co.jp/simsurfing/ntcthermistor.html?lcid=en-us>



<https://ds.murata.co.jp/simsurfing/ntcthermistor.html?lcid=en-us>



All resistors are 1% thin film 0603 unless otherwise noted
 All capacitors are 0603 X7R ceramic unless otherwise noted


Title		
Size	Number	Revision
A4		
Date:	1-25-2022	Sheet of
File:	C:\Users\...\MCU_Analog_1.SchDoc	Drawn By:

1

2


3

4




All resistors are 1% thin film 0603 unless otherwise noted
All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size	Number	Revision
A4		
Date:	1-25-2022	Sheet of
File:	C:\Users\...\MCU_Analog_2.SchDoc	Drawn By:





This circuit is implemented because I could not get the DACs to work properly.
Obviously it is not necessary with correctly working DACs.

Title		
Size	Number	Revision
A4		
Date:	1-25-2022	Sheet of
File:	C:\Users\...\PWM_DACs.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	1-25-2022	Sheet of
File:	C:\Users\...\Internal_Supplies_1.SchDoc	Drawn By:



All resistors are 1% thin film 0603 unless otherwise noted
All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size	Number	Revision
A4		
Date:	1-25-2022	Sheet of
File:	C:\Users\...\AC&DC_Frontends.SchDoc	Drawn By:

A

B

C


D

A

B



C

D






All resistors are 1% thin film 0603 unless otherwise noted
All capacitors are 0603 X7R ceramic unless otherwise noted

Title		
Size	Number	Revision
A4		
Date:	1-25-2022	Sheet of
File:	C:\Users\...\Control_Loop.SchDoc	Drawn By:




Rising edge at most every 100 μ s
to enable gate driver.

Trigger on rising edge
100 μ s pulse duration
Retriggerable



Title		
Size	Number	Revision
A4		
Date:	1-25-2022	Sheet of
File:	C:\Users\...\Protection_Logic.SchDoc	Drawn By:



Board Stack Report