

08 Multiplexers, Decoders, Demultiplexers

Sections 3.7, 3.8, 3.9





Parity Generators and Checkers

- A parity bit can be added to n -bit code to produce an $n + 1$ bit code:
 - Add odd parity bit to generate code words with even parity
 - Add even parity bit to generate code words with odd parity

Example: $n = 3$.

1. Generate even parity code words of length 4 with odd parity generator
2. Check even parity code words of length 4 with odd parity checker




Operation: $(X, Y, Z) = (0, 0, 1)$ gives
 $(X, Y, Z, P) = (0, 0, 1, 1)$ and $E = 0$.

If Y changes from 0 to 1 between generator and checker, then $E = 1$ indicates an error.


Selecting

- ❖ Selection of data is a critical function
- ❖ Circuits that perform selection have:
 1. A set of data inputs from which to select
 2. A single output
 3. A set of control lines for making the selection

→ *Multiplexers*



Multiplexers



- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has n control inputs (S_{n-1}, \dots, S_0) called *selection inputs*, 2^n information inputs (I_{2^n-1}, \dots, I_0), and one output Y
- A multiplexer can be designed to have m information inputs with $m < 2^n$ as well as n selection inputs


Selecting → Multiplexers

A multiplexer has


n control inputs (S_{n-1}, \dots, S_0) or *selection inputs*,

2^n data inputs (I_{2^n-1}, \dots, I_0),

and **one output Z**




2-to-1-Line Multiplexer




if $S = 0$, Z gets the I_0 signal
if $S = 1$, Z gets the I_1 signal

$$Z = S' I_0 + S I_1$$




4-to-1-Line Multiplexer




$$Z = s_1' s_0' I_0 + s_1' s_0 I_1 + s_1 s_0' I_2 + s_1 s_0 I_3$$

4-to-1-Line Multiplexer




***What function is really implemented?**




		AB			
		00	01	11	10
CD	00				
	01				
	11				
	10				

***What function is really implemented?**



		AB			
		00	01	11	10
CD	00				
	01			1	1
	11		1	1	1
	10	1	1		1

***Analysis: What function is really implemented?**



Truth table for the function Z implemented by the multiplexer:


		AB			
		00	01	11	10
$z \in CD$	00		1		
	01		1	1	1
	11		1	1	
	10	1		1	1

$$Z = \overline{B}\overline{C}\overline{D} + A\overline{C}\overline{D} + \overline{A}B\overline{C} + A\overline{C}D + BD$$

Multiplexer design approach for arbitrary Boolean functions


136-139

A	B	F
0	0	1
0	1	0
1	0	1
1	1	1



Implementation with 2-to-1

A	B	F
0	0	1
0	1	0
1	0	1
1	1	1




implementation with 4-to-1

		C	
		0	1
AB	00	1	1
	01		
	11		1
	10		1

$$F = A' B' + AC$$

$AB = 00 \rightarrow 1$
 $AB = 01 \rightarrow 0$
 $AB = 11 \text{ or } 10 \rightarrow C$




important is choice of the "best" control variables

implementation with 2-to-1

		C	
		0	1
AB	00	1	1
	01		
	10		1
	11		1

$$F = A' B' + AC$$



		A	
		0	1
B	0		
	1		

when C=0

		A	
		0	1
B	0		
	1		


when C=1

implementation with 2-to-1

Truth Table for $F = A'B' + AC$:

$C \backslash AB$	00	01	10	11
0	1	1		
1			1	1

$$F = A'B' + AC$$



Truth Table for F when $C=0$:

$A \backslash B$	0	1
0	1	
1		


when $C=0$

Truth Table for F when $C=1$:

$A \backslash B$	0	1
0	1	1
1		1

when $C=1$

		AB			
		00	01	11	10
CD	00	1	1		
	01	1	1		
	11		1	1	1
	10	1			



a function of n variables can
 always be implemented
 directly, with no extra
 gates, with an $n-1$ MUX

AB					
CD		00	01	11	10
00	1			1	1
01	1				
11	1	1			1
10		1		1	

		C	
		0	1
D	0		
	1		

AB=00

		C	
		0	1
D	0		
	1		

AB=01

- choose A, B as controls


- look at each column as a 2 variable map for CD

		C	
		0	1
D	0		
	1		

AB=10

		C	
		0	1
D	0		
	1		

AB=11



		AB			
CD		00	01	11	10
		1		1	1
01		1			
11		1	1		1
10			1	1	

		C	
D		0	1
0		1	
1		1	1

AB=00

		C	
D		0	1
0			1
1			1

AB=01

$$I_0 = C' + D$$

$$I_1 = C$$

$$I_2 = (C \oplus D)'$$

$$I_3 = D'$$

- choose A, B as controls


- look at each column as a 2 variable map for CD

		C	
D		0	1
0		1	
1			1

AB=10

		C	
D		0	1
0		1	1
1			

AB=11



Decoding

- Decoding - the conversion of an n -bit input code to an m -bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code
- Circuits that perform decoding are called *decoders*
- Here, functional blocks for decoding are
 - called n -to- m line decoders, where $m \leq 2^n$, and
 - generate 2^n (or fewer) minterms for the n input variables


❖ Used a lot for memory addressing

i.e. n -bit address on address bus gets decoded to location x in memory, where $0 \leq x < 2^n$

Decoder Examples

- 1-to-2-Line Decoder

A	D ₀	D ₁
0	1	0
1	0	1





- 2-to-4-Line Decoder

A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

(a)


- Note that the 2-4-line made up of 2 1-to-2-line decoders and 4 AND gates.






given n -bits on input lines,
only 1 of 2^n output lines is
activated (high or low)

Using Decoders: 16x1 RAM using 4x4 RAM Cell Array



Memory Access Block Diagram



Some Addr bits select row


Some Addr bits select within row

64 x 64 Square Array

Amplifiers & Mux/Demux

Demultiplexers

125



1 data input

2^n outputs

selected by n control lines

outputs NOT selected are = 0

E.g. when $A = B = 1$,

$$D_3 = E$$

while other outputs = 0