

ET4171 Processor Design Project

LEON3 processor optimization

Henrique Dantas

Luca Feltrin

Delft University of Technology



June 19, 2013



Table of contents

Objectives

Multiplier

Divider

Synthesis Results

Benchmarks Scores

Conclusion

Further Improvements



Objectives

- Target: Embedded applications
 - Compound metric: $P \times BS$
- Poor Mul/Div execution time
 - Implementation with different algorithms

Multiplier: Wallace Tree

Algorithm:

1. Initial ANDing between inputs.
2. Reduce tree using Full Adders and Half Adders.
3. Add the two remaining numbers with a traditional adder.

Pros and Cons

Pros

- Speed improvement.
- Regular structure.

Cons

- Resource usage is high.
- Significant Area footprint.
- Increase in power.

Implementation Details

Interface with the Processor

3 Input Signals: RST, CLK and MULI

1 Output Signal: MUL0

4 generics: infer, multype, pipe and mac

Signals and Constants

WallaceTree (3D logic vector)

Stages

FA, HA, CIN and RE.

Negative Operations

Alternative Baugh Wooley

- Negate some AND operations.
- Add a constant vector at the end.

$$\begin{array}{r}
 \begin{array}{ccccccc}
 & & & & & a_4 & a_3 & a_2 & a_1 & a_0 \\
 & & & & & x_4 & x_3 & x_2 & x_1 & x_0 \\
 & & & & & \hline
 & & & & \overline{a_4} x_0 & a_3 x_0 & a_2 x_0 & a_1 x_0 & a_0 x_0 \\
 & & & & a_4 x_1 & a_3 x_1 & a_2 x_1 & a_1 x_1 & \\
 & & & & \overline{a_3} x_2 & a_2 x_2 & a_1 x_2 & a_0 x_2 & \\
 & & & & a_4 x_3 & a_3 x_3 & a_2 x_3 & a_1 x_3 & a_0 x_3 \\
 & & & & \overline{a_2} x_4 & a_1 x_4 & a_0 x_4 & & \\
 & & & & \hline
 & & & & 1 & & & & \\
 & & & & \hline
 \end{array}
 \end{array}$$

VHDL statements


- Feed inputs to FOR-GENERATES (with IF-GENERATES)
- IF holdn is HIGH update add the two final numbers with Baugh-Wooley vector (for signed operations) (ready and nready are not used).
- Update MULO.(result/ICC).

Divider: Which algorithm?


Repeated Multiplication	Fast	Area
Reciprocatation	Fast	Area
Array Divider	No control on physical placing	
Radix >8	Fast	Area
Radix-4	Good compromise	

Execution time $\approx \frac{1}{2}$ of the baseline

Divider State Machine




Divider Diagram



Signed and Unsigned Division

- Signed division (signed p-d plot) vs. Unsigned division (half p-d plot) + 1 cycle for sign
 - No area differences but 1 more cycle delay: signed Division

Divider Simulation



Baseline vs. Radix-4: 19 cycles vs 36

Synthesis Results

	Baseline	Div	Div&Mul
Clock freq. [MHz])	80.522	80.535	40.197
Slices	9904	10479	11886
LUTs	16889	17865	20469
Quiescent power [W]	2.467	2.468	2.511
Dynamic power [W]	0.721	0.743	0.832
Total power [W]	3.188	3.211	3.343
P/f [W/MHz]	0.03959	0.03987	0.08317

Benchmarks Scores

	Baseline	Modified
Stanford [s]	2.30	2.21
Whetstone [s]	116.2	112.08
Gmpbench Multiply [Op/ s]	781	914
Gmpbench Divide [Op/ s]	15876	19205
Gmpbench RSA [Op/ s]	5123	5353
Division [s]	8.06	7.31
Mibench JPEG (average) [s]	23.215	21.76
SSD [s]	10.59	8.60
Total [s]	219.28	206.92

Conclusion - Comparison with Metrics (Div)

	Baseline	Modified	Improvements
A	2.68	2.83	-5.8%
D	1.24	1.24	-
P	3.19	3.21	-0.7%
BS	2.19	2.13	2.7%
A×D	3.33	3.52	-5.8%
A×BS	5.88	6.05	-2.9%
P×D	3.96	3.99	-0.7%
P×BS	6.69	6.85	2.08%

Conclusion II - Comparison with Metrics (Div & Mul)

	Baseline	Modified	Improvements
A	2.68	3.24	-21%
D	1.24	2.49	-100%
P	3.19	3.34	-5.0%
BS	2.19	2.07	6%
A×D	3.33	8.05	-142%
A×BS	5.88	6.69	-14%
P×D	3.96	8.32	-100%
P×BS	6.69	6.92	1%

Further Improvements

- Cache size
 - More power consumption, need to determine actual miss rate
- Branch prediction
 - Now: Static prediction, only slight advantage, power consumption
- Out of Order Execution
 - Radical change of the integer unit, improved execution time