

FOR ALREADY REGISTERED MEMBERS

User Name Password

LOGIN

[FORGOT PASSWORD?](#) | [REGISTER](#)

☐ Remember Me?



[WHAT'S NEW?](#) [ARTICLES](#) [FORUM](#) [BLOGS](#)

[New Posts](#) [FAQ](#) [Calendar](#) [Community](#) [Forum Actions](#) [Quick Links](#)

[Advanced Search](#)

[Home](#) [Forum](#) [OpenHDL Forum](#) [VHDL](#) [VHDL Component: Wallace Tree Multiplier \(Generic\)](#)

Welcome to the **OpenHDL Forums** - Verilog and VHDL Discussion Forums.

OpenHDL is a newly established community for the development of all in the challenging profession of hardware description using common HDL's such as VHDL and Verilog. You are currently using our site as a guest which means you can't access all of our features like **hdl search**, **hardware photo galleries**, **events calendar** and more. By joining our **free** community you will have access to all of these features as well as participating in our community forums, contacting members and much more. Registration takes only **1** minute and the OpenHDL Forum is absolutely free, so please **join our community today!**

If you have any problems with the registration process or your account login, **contact us**.

Results 1 to 10 of 20 [Page 1 of 2](#) [1](#) [2](#) [Last](#)

Discuss VHDL Component: Wallace Tree Multiplier (Generic) at the VHDL within the OpenHDL - Verilog and VHDL Discussion Forums; Hi everyone! Today, I'm going to illustrate the construction and VHDL code of a generic ...

[LINKBACK](#) [THREAD TOOLS](#) [DISPLAY](#)

10-14-2011

#1

VHDLCoder

Administrator

Join Date: Oct 2011

Posts: 63

Blog Entries: 17

VHDL Component: Wallace Tree Multiplier (Generic)

Hi everyone!

Today, I'm going to illustrate the construction and VHDL code of a generic coded Wallace tree multiplier. The Wallace tree multiplier is not necessarily *faster* than other multiplier designs, particularly in an FPGA but does result in a small number of layers needed to compute the sum of the partial products.

The Wallace tree has a 3-step algorithm:

1. Multiply (i.e. AND) each bit of one of the arguments, by each bit of the other, yielding n^2 results.
2. Reduce the number of partial products to two by layers of full and half adders.
3. Group the wires in two numbers, and add them with a conventional adder.

To reduce the number of partial products, we maximize the number of 3:2 and 2:2 (i.e. full and half adders respectively) that we can bit along a set of weights. Weights are define the relative alignment of a bit with respect to the other partial products. For every 3:2 and 2:2 compressor, the sum bit is fed into the next layer of the *same* weight and the carry bit is fed into the *next highest* weight of the next layer. If only 1 bit remains in the weight for that layer, pass it up to the same weight in the next layer. Here's a look at the structure of an 8x8 multiplier and the resulting Wallace tree reduction on the initial 8 partial products.



Notice the reduction in using compressors from layer to layer. The construction of a generic version of the Wallace tree multiplier can be tricky, so here's a look at the VHDL code. Take some time to look at how a set of recursive VHDL functions can cue the tree process on how many compressors to insert at each layer.

VHDL Code:

```

1.  LIBRARY ieee;
2.  USE ieee.std_logic_1164.all;
3.
4.  PACKAGE my_funs IS
5.      FUNCTION clogb2 (a: NATURAL) RETURN NATURAL;
6.      FUNCTION prev_lvl_carry (width: NATURAL; this_weight: NATURAL; this_lvl: NAT
7.      FUNCTION this_lvl_bits (width: NATURAL; this_weight: NATURAL; this_lvl: NATU
8.      FUNCTION num_full_adders (width: NATURAL; this_weight: NATURAL; this_lvl: NA
9.      FUNCTION num_half_adders (width: NATURAL; this_weight: NATURAL; this_lvl: NA
10. END my_funs;
11.
12. PACKAGE BODY my_funs IS
13.     FUNCTION clogb2 (a: NATURAL) RETURN NATURAL IS
14.         VARIABLE aggregate : NATURAL := a;
15.         VARIABLE return_val : NATURAL := 0;
16.     BEGIN
17.         compute_clogb2:
18.         FOR i IN a DOWNTO 0 LOOP
19.
20.             IF aggregate > 0 THEN
21.                 return_val := return_val + 1;
22.             END IF;
23.
24.             aggregate := aggregate / 2;
25.         END LOOP;
26.
27.         RETURN return_val;
28.
29.     END clogb2;
30.
31.     FUNCTION prev_lvl_carry (width: NATURAL; this_weight: NATURAL; this_lvl: NAT
32.     VARIABLE this_weight_base_bits: NATURAL := 0;
33.     VARIABLE this_num_bits: NATURAL := 0;
34.     VARIABLE num_carry: NATURAL := 0;
35.     BEGIN
36.         IF this_weight > (width-1) THEN
37.             IF this_weight = 2*width-1 THEN
38.                 this_weight_base_bits := 1;
39.             ELSIF this_weight = width THEN
40.                 this_weight_base_bits := 2*width-this_weight;
41.             ELSE
42.                 this_weight_base_bits := 2*width-this_weight-1;
43.             END IF;
44.         ELSE
45.             this_weight_base_bits := this_weight+1;
46.         END IF;
47.
48.         IF this_lvl > 0 THEN -- Recursive case
49.             IF this_weight > 0 THEN
50.                 this_num_bits := this_lvl_bits(width,this_weight-1,this_lvl-1);
51.                 num_carry := this_num_bits/3;
52.                 num_carry := num_carry + (this_num_bits-num_carry*3)/2;
53.             ELSE
54.                 num_carry := 0;
55.             END IF;
56.         ELSE
57.             num_carry := this_weight_base_bits/3;
58.             num_carry := num_carry + (this_weight_base_bits-num_carry*3)/2;
59.         END IF;
60.
61.         RETURN num_carry;
62.     END prev_lvl_carry;
63.
64.     FUNCTION this_lvl_bits (width: NATURAL; this_weight: NATURAL; this_lvl: NATU
65.     VARIABLE this_weight_base_bits: NATURAL := 0;
66.     VARIABLE prev_lvl_bits: NATURAL := 0;
67.     VARIABLE full_adder_sums: NATURAL := 0;
68.     VARIABLE half_adder_sums: NATURAL := 0;
69.     VARIABLE this_num_bits: NATURAL := 0;
70.     BEGIN
71.         IF this_weight > (width-1) THEN
72.             IF this_weight = 2*width-1 THEN
73.                 this_weight_base_bits := 1;
74.             ELSIF this_weight = width THEN
75.                 this_weight_base_bits := 2*width-this_weight;
76.             ELSE
77.                 this_weight_base_bits := 2*width-this_weight-1;
78.             END IF;

```

```

79.         ELSE
80.             this_weight_base_bits := this_weight+1;
81.         END IF;
82.
83.         IF this_lvl > 0 THEN -- Recursive case
84.             IF this_weight > 0 THEN
85.                 prev_lvl_bits := this_lvl_bits(width,this_weight,this_lvl-1);
86.                 full_adder_sums := prev_lvl_bits/3;
87.                 half_adder_sums := (prev_lvl_bits-full_adder_sums*3)/2;
88.                 this_num_bits := prev_lvl_bits - 2*full_adder_sums- half_adder_s
ums + prev_lvl_carry(width,this_weight,this_lvl);
89.             ELSE
90.                 this_num_bits := this_lvl_bits(width,this_weight,this_lvl-1);
91.             END IF;
92.         ELSE
93.             this_num_bits := this_weight_base_bits;
94.         END IF;
95.
96.         RETURN this_num_bits;
97.     END this_lvl_bits;
98.
99.     FUNCTION num_full_adders (width: NATURAL; this_weight: NATURAL; this_lvl: NA
TURAL) RETURN NATURAL IS
100.     VARIABLE this_num_bits: INTEGER := this_lvl_bits(width,this_weight,this_
lvl);
101.     BEGIN
102.         RETURN (this_num_bits/3);
103.     END num_full_adders;
104.
105.     FUNCTION num_half_adders (width: NATURAL; this_weight: NATURAL; this_lvl: NA
TURAL) RETURN NATURAL IS
106.     VARIABLE this_num_bits: INTEGER := this_lvl_bits(width,this_weight,this_
lvl);
107.     VARIABLE num_full_adds: INTEGER := 0;
108.     BEGIN
109.         num_full_adds := this_num_bits/3;
110.         RETURN ((this_num_bits-num_full_adds*3)/2);
111.     END num_half_adders;
112. END my_funs;
113.
114. LIBRARY ieee;
115. USE ieee.std_logic_1164.all;
116. USE work.my_funs.all;
117.
118. ENTITY wallace_mult IS
119.     GENERIC (
120.         width : INTEGER := 4
121.     );
122.     PORT (
123.         a : IN STD_LOGIC_VECTOR(width-1 DOWNT0 0);
124.         b : IN STD_LOGIC_VECTOR(width-1 DOWNT0 0);
125.         prod : OUT STD_LOGIC_VECTOR(2*width-1 DOWNT0 0)
126.     );
127. END wallace_mult;
128.
129. ARCHITECTURE behavioral OF wallace_mult IS
130.     TYPE layer_depth_type IS ARRAY(32 DOWNT0 3) OF INTEGER;
131.     CONSTANT layer_depth: layer_depth_type := (9,9,9,8,8,8,8,8,8,8,8,8,7,7,7,7,
,7,7,7,7,7,7,6,5,5,4,3,3);
132.     CONSTANT stages: INTEGER := layer_depth(width);
133.     TYPE W_type IS ARRAY(2*width-1 DOWNT0 0, width-1 DOWNT0 0, stages-1 DOWNT0 0
) OF STD_LOGIC;
134.     TYPE P_type IS ARRAY(width-1 DOWNT0 0, width-1 DOWNT0 0) OF STD_LOGIC;
135.     SIGNAL P: P_type; -- Initial product tree
136.     SIGNAL W: W_type; -- Wallace tree
137.     SIGNAL add_a, add_b, add_sum: STD_LOGIC_VECTOR(2*width-1 DOWNT0 0);
138.     SIGNAL c_in: STD_LOGIC := '0';
139.
140.     COMPONENT bk_adder
141.     GENERIC (
142.         width : INTEGER := 4
143.     );
144.     PORT (
145.         a : IN STD_LOGIC_VECTOR(width-1 DOWNT0 0);
146.         b : IN STD_LOGIC_VECTOR(width-1 DOWNT0 0);
147.         c_in : IN STD_LOGIC;
148.         sum : OUT STD_LOGIC_VECTOR(width-1 DOWNT0 0);
149.         c_out : OUT STD_LOGIC
150.     );
151.     END COMPONENT;
152.
153. BEGIN
154.
155.     partial_proc: PROCESS(a,b)
156.     BEGIN
157.         FOR i IN width-1 DOWNT0 0 LOOP
158.             FOR j IN width-1 DOWNT0 0 LOOP
159.                 P(i,j) <= a(i) AND b(j);
160.             END LOOP;
161.         END LOOP;
162.     END PROCESS;
163.

```

```

164. wallace_proc: PROCESS(W,P)
165.     VARIABLE this_carry_bits: NATURAL := 0;
166.     VARIABLE num_full_adds: NATURAL := 0;
167.     VARIABLE num_half_adds: NATURAL := 0;
168.     VARIABLE num_wires: NATURAL := 0;
169. BEGIN
170.     W(2*width-1,0,0) <= '1'; -- Extended sign bit
171.     W(width,width-1,0) <= '1'; -- Sign bit
172.     FOR i IN 2*width-2 DOWNTO 0 LOOP
173.         IF i <= (width-1) THEN
174.             FOR j IN i DOWNTO 0 LOOP
175.                 IF (j = width-1) XOR (i-j = width-1) THEN
176.                     W(i,j,0) <= NOT(P(j,i-j));
177.                 ELSE
178.                     W(i,j,0) <= P(j,i-j);
179.                 END IF;
180.             END LOOP;
181.         ELSE
182.             FOR j IN width-1 DOWNTO i-width+1 LOOP
183.                 IF (j = width-1) XOR (i-j = width-1) THEN
184.                     W(i,j-i+width-1,0) <= NOT(P(j,i-j));
185.                 ELSE
186.                     W(i,j-i+width-1,0) <= P(j,i-j);
187.                 END IF;
188.             END LOOP;
189.         END IF;
190.     END LOOP;
191.
192.     FOR k IN 0 TO stages-2 LOOP
193.         FOR i IN 2*width-1 DOWNTO 0 LOOP
194.             this_carry_bits := prev_lvl_carry(width, i, k+1);
195.
196.             -- Full adders (3:2 Compressors)
197.             num_full_adds := num_full_adds(width,i,k);
198.             FOR j IN 0 TO num_full_adds-1 LOOP
199.                 W(i,this_carry_bits+j,k+1) <= W(i,j*3,k) XOR W(i,j*3+1,k) XO
200. R W(i,j*3+2,k);
201.                 IF i < 2*width-1 THEN
202.                     W(i+1,j,k+1) <= (W(i,j*3,k) AND W(i,j*3+1,k)) XOR (W(i,j
203. *3+2,k) AND (W(i,j*3,k) XOR W(i,j*3+1,k)));
204.                 END IF;
205.             END LOOP;
206.
207.             -- Half adders (2:2 Compressors)
208.             num_half_adds := num_half_adds(width,i,k);
209.             FOR j IN 0 TO num_half_adds-1 LOOP
210.                 W(i,this_carry_bits+num_full_adds+j,k+1) <= W(i,num_full_add
211. s*3+j*2,k) XOR W(i,num_full_adds*3+j*2+1,k);
212.                 IF i < 2*width-1 THEN
213.                     W(i+1,num_full_adds+j,k+1) <= W(i,num_full_adds*3+j*2,k)
214. AND W(i,num_full_adds*3+j*2+1,k);
215.                 END IF;
216.             END LOOP;
217.
218.             -- Wires
219.             num_wires := this_lvl_bits(width,i,k)-num_full_adds*3-num_half_a
220. dds*2;
221.             FOR j IN 0 TO num_wires-1 LOOP
222.                 W(i,this_carry_bits+num_full_adds+num_half_adds+j, k+1) <=
223. W(i,num_full_adds*3+num_half_adds*2+j,k);
224.             END LOOP;
225.         END LOOP;
226.     END LOOP;
227. END PROCESS;
228.
229. -- Final Adder (Using a Brent Kung Adder)
230. signal_vect_proc: PROCESS(W)
231. BEGIN
232.     FOR i IN 2*width-1 DOWNTO 0 LOOP
233.         add_a(i) <= W(i,0,stages-1);
234.         add_b(i) <= W(i,1,stages-1);
235.     END LOOP;
236. END PROCESS;
237.
238. U_bk_add: bk_adder
239. GENERIC MAP (
240.     width => 2*width
241. )
242. PORT MAP (
243.     a => add_a,
244.     b => add_b,
245.     c_in => c_in,
246.     sum => add_sum
247. );
248. prod <= add_sum;
249.
250. END behavioral;
251.
252. LIBRARY ieee;
253. USE ieee.std_logic_1164.all;

```

```

249. USE work.my_funs.all;
250.
251. ENTITY bk_adder IS
252.   GENERIC (
253.     width :    INTEGER := 7
254.   );
255.   PORT (
256.     a :    IN STD_LOGIC_VECTOR(width-1 DOWNT0 0);
257.     b :    IN STD_LOGIC_VECTOR(width-1 DOWNT0 0);
258.     c_in :  IN STD_LOGIC;
259.     sum :   OUT STD_LOGIC_VECTOR(width-1 DOWNT0 0);
260.     c_out :  OUT STD_LOGIC
261.   );
262. END bk_adder;
263.
264. ARCHITECTURE behavioral OF bk_adder IS
265.   CONSTANT nn: INTEGER := clogb2(width);
266.   CONSTANT inv_nn: INTEGER := clogb2(width+2**(nn-2))-2;
267.   TYPE T_type IS ARRAY(nn+inv_nn-1 DOWNT0 0, width-1 DOWNT0 0) OF STD_LOGIC_VECTOR(1 DOWNT0 0);
268.   SIGNAL T: T_type;
269. BEGIN
270.
271.   -- Carry tree with maximum number of stages
272.   tree_proc: PROCESS(T,a,b,c_in)
273.   BEGIN
274.     -- First bit is a full adder
275.     T(0,0)(0) <= (a(0) AND b(0)) OR (c_in AND (a(0) XOR b(0)));
276.     T(0,0)(1) <= a(0) XOR b(0) XOR c_in;
277.
278.     -- Leaves of tree
279.     FOR j IN width-1 DOWNT0 1 LOOP
280.       T(0,j)(0) <= a(j) AND b(j); -- Generate bit base
281.       T(0,j)(1) <= a(j) XOR b(j); -- Propagate bit base
282.     END LOOP;
283.
284.     -- Carry tree
285.     FOR i IN 1 TO nn-1 LOOP
286.       FOR j IN width-1 DOWNT0 0 LOOP
287.         IF (j mod 2**i = (2**i)-1) THEN
288.           IF ((j-2**(i-1)) >= 0) THEN
289.             T(i,j)(0) <= (T(i-1,j)(1) AND T(i-1,j-2**(i-1))(0)) OR T
290.               (i-1,j)(0); -- G = (P_i and G_i_prev) or G_i
291.             T(i,j)(1) <= T(i-1,j)(1) AND T(i-1,j-2**(i-1))(1); -- P
292.             = P_i and P_i_prev
293.           ELSE
294.             T(i,j)(0) <= T(i-1,j)(0); -- G = G_i (since we are at tr
295.             ee's edge, there is no G_i_prev)
296.             T(i,j)(1) <= T(i-1,j)(1); -- P = P_i (since we are at tr
297.             ee's edge, there is no P_i_prev)
298.           END IF;
299.         ELSE
300.           T(i,j)(0) <= T(i-1,j)(0);
301.           T(i,j)(1) <= T(i-1,j)(1);
302.         END IF;
303.       END LOOP;
304.     END LOOP;
305.
306.     -- Inverse carry tree
307.     FOR i IN nn+inv_nn DOWNT0 nn+1 LOOP
308.       FOR j IN width-1 DOWNT0 0 LOOP
309.         IF ((j-2**(nn+inv_nn-(i))) mod 2**((nn+inv_nn-(i))+1) = 2**((nn+i
310.         nv_nn-(i))+1)-1) THEN
311.           IF (j >= 2**(nn+inv_nn-i)) THEN
312.             T(i-1,j)(0) <= (T(i-2,j)(1) AND T(i-2,j-2**((nn+inv_nn-(
313.             i))))(0)) OR T(i-2,j)(0); -- G = (P_i and G_i_prev) or G_i
314.             T(i-1,j)(1) <= T(i-2,j)(1) AND T(i-2,j-2**((nn+inv_nn-(i
315.             ))))(1); -- P = P_i and P_i_prev
316.           ELSE
317.             T(i-1,j)(0) <= T(i-2,j)(0);
318.             T(i-1,j)(1) <= T(i-2,j)(1);
319.           END IF;
320.         ELSE
321.           T(i-1,j)(0) <= T(i-2,j)(0);
322.           T(i-1,j)(1) <= T(i-2,j)(1);
323.         END IF;
324.       END LOOP;
325.     END LOOP;
326.   END PROCESS;
327.
328.   -- Basic summation for carry tree
329.   sum_proc: PROCESS(T)
330.   BEGIN
331.     sum(0) <= T(0,0)(1);
332.     FOR i IN width-1 DOWNT0 1 LOOP
333.       sum(i) <= T(0,i)(1) XOR T(nn+inv_nn-1,i-1)(0);
334.     END LOOP;
335.   END PROCESS;
336.
337.   c_out <= T(nn+inv_nn-1,width-1)(0) OR (T(nn+inv_nn-1,width-1)(1) AND T(nn+in
338.   v_nn-1,width-2)(0));
339.
340.
341.

```

332. **END** behavioral;

Note that this Wallace tree multiplier is set up as a **combinational** and **signed operand** multiplier. An **unsigned synchronous** and **signed synchronous** version of each is attached. Also, note that I have used a Brent-Kung Adder for the final partial sums that I previously discussed. Now, here's a test bench to verify proper function of the Wallace tree multiplier.

VHDL Code:


```
1.  LIBRARY ieee;
2.  USE ieee.std_logic_1164.all;
3.  USE ieee.numeric_std.all;
4.  USE std.textio.all;
5.
6.  ENTITY wallace_mult_tb IS
7.    GENERIC (
8.      width: INTEGER := 11
9.    );
10. END wallace_mult_tb;
11.
12. ARCHITECTURE tb OF wallace_mult_tb IS
13.   SIGNAL t_a: STD_LOGIC_VECTOR(width-1 DOWNTO 0);
14.   SIGNAL t_b: STD_LOGIC_VECTOR(width-1 DOWNTO 0);
15.   SIGNAL t_p: STD_LOGIC_VECTOR(2*width-1 DOWNTO 0);
16.   SIGNAL t_clk: STD_LOGIC;
17.   SIGNAL t_reset: STD_LOGIC;
18.
19.   COMPONENT wallace_mult
20.     GENERIC (
21.       width : INTEGER := 4
22.     );
23.     PORT (
24.       a : IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
25.       b : IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
26.       clk : IN STD_LOGIC;
27.       reset : IN STD_LOGIC;
28.       prod : OUT STD_LOGIC_VECTOR(2*width-1 DOWNTO 0)
29.     );
30.   END COMPONENT;
31.
32.   FUNCTION to_string(sv: Std_Logic_Vector) return string is
33.     USE Std.TextIO.all;
34.     USE ieee.std_logic_textio.all;
35.     VARIABLE lp: line;
36.   BEGIN
37.     write(lp, to_integer(unsigned(sv)));
38.     RETURN lp.all;
39.   END;
40. BEGIN
41.   U_wallace_mult: wallace_mult
42.     GENERIC MAP (
43.       width => width
44.     )
45.     PORT MAP (
46.       a => t_a,
47.       b => t_b,
48.       clk => t_clk,
49.       reset => t_reset,
50.       prod => t_p
51.     );
52.
53.   -- Clock Process
54.   clk_prc: PROCESS
55.   BEGIN
56.     t_clk <= '0';
57.     WAIT FOR 5 ns;
58.     t_clk <= '1';
59.     WAIT FOR 5 ns;
60.   END PROCESS;
61.
62.   -- Input Processes
63.   inp_prc: PROCESS
64.     VARIABLE v_a: INTEGER := 0;
65.     VARIABLE v_b: INTEGER := 2**(width-1);
66.   BEGIN
67.     FOR i IN 0 TO 2*width LOOP
68.       WAIT FOR 10 ns;
69.       v_a := v_a + 1;
70.       v_b := v_b - i;
71.       t_a <= std_logic_vector(to_signed(v_a,width));
72.       t_b <= std_logic_vector(to_signed(v_b,width));
73.     END LOOP;
74.   END PROCESS;
75.
76.   -- Reset Process
```

```

78.     rst_prc: PROCESS
79.     BEGIN
80.         t_reset <= '1';
81.         WAIT FOR 10 ns;
82.         t_reset <= '0';
83.         WAIT;
84.     END PROCESS;
85.
86. END tb;

```

And here's the output waveform:



Next, let's take a look at the performance of a 16x16 bit (combinatorial!) version of this Wallace tree multiplier. Using Synplify Pro and choosing Xilinx Virtex2 XC2V40 with CS144 Package and -6 Speed yields the following performance data:

Code:

```

Performance Summary
*****


```

Worst slack in design: -1.450

Starting Clock Group	Requested Frequency	Estimated Frequency	Requested Period	Estimated Period	Slack	Clock Type
top clk red	108.6 MHz	93.8 MHz	9.207	10.657	-1.450	infer
Autoconstr_clkgroup_0						

Resource Usage Report for top

This 16x16 bit multiplier may be unsuitable for use in a high-speed FPGA application requiring many multipliers (that's when device specific multipliers should be used). However, a synchronous version of the multiplier (attached) may be useful for lower power and simpler devices that do not have multipliers built in. Here's a look at some layer and delay specifics for this particular multiplier implementation:





The layer depth is charted out to 32 bit operands (you'll have to experiment yourself if you are interested in larger operands). The layer depth is a good indicator of how much delay the multiplier would have if it were placed in a pipelined situation. This implementation is "delay fat" so there are actual 2 additional delays on top of the layer depth. You are welcome to play with it to remove the input and output registers.

Until next time!

VHDL Coder

Attached Images





Attached Files

- [wallace_mult_unsigned.vhd](#) (10.4 KB, 251 views)
- [wallace_mult_signed.vhd](#) (10.8 KB, 265 views)
- [wallace_mult_signed_comb.vhd](#) (10.1 KB, 246 views)
- [wallace_mult_tb.vhd](#) (1.7 KB, 256 views)

Last edited by VHDLCoder; 10-14-2011 at 07:14 PM.

Reply With Quote

11-20-2011

#2

jeevitha
Guest



sir/mam, I need to do my project. im new to this dept vhd n verilog n to wallace. i cudnt get the output for the above prog. In output the prod,add_a, sum is not produced...Can u pls explain me.. Thank u in advance..

Reply With Quote

11-20-2011

#3

VHDLCoder

Administrator

Join Date: Oct 2011

Posts: 63

Blog Entries: 17



Hi jeevitha,

Thanks for trying out my wallace tree multiplier! Perhaps you have identified a bug. Can you explain what version of the code you used (i.e. signed, unsigned, or combinatorial signed)? Were you using the test bench from the original post? What software are you using to synthesize and simulate the multiplier? Are any other signals not working properly?

Thanks!

VHDLCoder

[Reply With Quote](#)

11-21-2011

4

jeevitha

Guest



hi

Im using modelsim and xilinx in both i got the same result. In xilinx its mentioning as "Matrix not supported yet" for the W type array. in modelsim it dint show any error after simulation i dint get the output for add_b, add_sum, and the pro. The last three four bits are undefines inthem. i ve tried to trace the program but i couldnt succeed.

Thank you .

[Reply With Quote](#)

11-21-2011

5

VHDLCoder

Administrator

Join Date: Oct 2011**Posts:** 63**Blog Entries:** 17

Hi jeevitha,

I may understand what is happening with the modelsim simulation. The multiplier has a separate entity called 'bk_adder' which is a type of carry tree adder to add the final two vectors of the Wallace carry save adder tree. Try compiling the wallace_mult and wallace_mult_tb first, then you may see a new entity 'bk_adder' appear in your workspace in ModelSim. Then, recompile all 3 entities and try the simulation again. I noticed that in the way the code is written, ModelSim may give the error:

```
*** Warning: (vsim-3473) Component 'u_bk_add' is not bound."
```

Recompiling again after compiling bk_adder will remedy this.

As for the Xilinx ISE, you may need to adjust some of your compiler settings to get it to accept multi-dimensional arrays in VHDL.

Good luck!

VHDLCoder

[Reply With Quote](#)

11-21-2011

6

gorand2

Guest



Hi

Hi VHDLCoder

I have looked at wallace_mult_signed.vhd

It seems that it always assumes one of the numbers is negative and the other positive, and doesn't work if this is not the case. Is that correct?

Also i would like to ask if you know a book describing how to implement signed wallace tree multiplier.

[Reply With Quote](#)

11-21-2011

7


VHDLCoder

Administrator

Join Date: Oct 2011**Posts:** 63**Blog Entries:** 17

Hi gorand2,

The input process uses the "engineering approach" to signed binary multiplication that you can read more about at [Wikipedia](#). Both multiplicands can be signed and here's a section of the simulation of the signed synchronous wallace tree multiplier implementation where the multiplicands are alternating negative and positive.



I'd have to look through my material to see if there are any specific examples of implementing a Wallace tree multiplier. I am not sure if I have seen an example of one in a book.

Hope that helps!

VHDLCoder



Reply With Quote

11-27-2012

#8

DEVESH ◦

New Member

Join Date: Nov 2012

Posts: 4



sir i am trying to write vhdl code for logarithmic multiplier.. i am in need help in this



Reply With Quote

11-28-2012

#9

VHDLCoder ◦

Administrator

Join Date: Oct 2011

Posts: 63

Blog Entries: 17



Hi devesh,

Did you see my article for logarithms? You can find it here:

<http://www.openhdl.com/blogs/vhdlcod...hesizable.html>

Does that help? It will compute logarithms in VHDL given any base and any input of your desired size.



Reply With Quote

01-23-2013

#10

srinivas ◦

New Member

Join Date: Dec 2012

Posts: 4



hello sir, i tried your generic modified wallace tree combinational multiplier in xlinx ISE and i got the synthesised result but lots of warnings are coming, and in test bench it is not getting the exact output and we want to extend the length of the multiplier for that we placed 8 in width of the above code, is it enough or any other changes to made?



Reply With Quote

Page 1 of 2 [1](#) [2](#) [Last](#) »

« VHDL Component: Kogge-Stone Adder (Generic) | [booth multiplier](#) »

LinkBacks (?)

VHDL code for 32 bit wallace tree multiplier please..... - All About Circuits Forum Reback This thread	11-15-2011, 12:42 PM
VHDL code for 32 bit wallace tree multiplier please..... - All About Circuits Forum Reback This thread	10-28-2011, 02:02 AM
VHDL code for 32 bit wallace tree multiplier please..... - All About Circuits Forum Reback This thread	10-26-2011, 01:49 AM
VHDL code for 32 bit wallace tree multiplier please..... - All About Circuits Forum Reback This thread	10-18-2011, 02:25 AM
VHDL code for multiplier Reback This thread	10-17-2011, 02:38 PM

Posting Permissions

You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
[VIDEO] code is On
HTML code is Off
Trackbacks are On

Pingbacks are On

Refbacs are On

Forum Rules

All times are GMT -4. The time now is 09:34 AM.

Powered by **vBulletin®** Version 4.2.0

Copyright © 2013 vBulletin Solutions, Inc. All rights reserved.

Content Relevant URLs by **VBSEO** 3.5.2

United-Forum: **CSS-Sprites**

vBulletin Skin By: **PurevB.com**

Contact Us **OpenHDL - Verilog and VHDL Discussion Forums** **Archive** **Top**

-- OpenHDL Red

