

FOR ALREADY REGISTERED MEMBERS

User Name

Password

LOGIN

FORGOT PASSWORD? | REGISTER

Remember Me?

Advanced Search

♠ Forum

New Posts

FAQ Calendar

OpenHDL Forum

Community

Forum Actions

Quick Links

Welcome to the OpenHDL Forums - Verilog and VHDL Discussion Forums.

VHDL

OpenHDL is a newly established community for the development of all in the challenging profession of hardware description using common HDL's such as VHDL and Verilog. You are currently using our site as a guest which means you can't access all of our features like hdl search, hardware photo galleries, events calendar and more. By joining our free community you will have access to all of these features as well as participating in our community forums, contacting members and much more. Registration takes only 1 minute and the OpenHDL Forum is absolutely free, so please join our community today!

VHDL Component: Wallace Tree Multiplier (Generic)

If you have any problems with the registration process or your account login, contact us.

Results 1 to 10 of 20

#1

Page 1 of 2 1 2 Last >

Discuss VHDL Component: Wallace Tree Multiplier (Generic) at the VHDL within the OpenHDL - Verilog and VHDL Discussion Forums; Hi everyone! Today, I'm going to illustrate the construction and VHDL code of a generic ...

> THREAD TOOLS DISPLAY LINKBACK

10-14-2011

VHDLCoder •

Administrator

Join Date: Oct 2011 Posts: 63

Blog Entries: 17

VHDL Component: Wallace Tree Multiplier (Generic)


Hi everyone!

Today, I'm going to illustrate the construction and VHDL code of a generic coded Wallace tree multiplier. The Wallace tree multiplier is not necessarily faster than other multiplier designs, particularly in an FPGA but does result in a small number of layers needed to compute the sum of the partial products.

The Wallace tree has a 3-step algorithm:

- 1. Multiply (i.e. AND) each bit of one of the arguments, by each bit of the other, yielding n^2 results.
- 2. Reduce the number of partial products to two by layers of full and half adders.
- 3. Group the wires in two numbers, and add them with a conventional adder.

To reduce the number of partial products, we maximize the number of 3:2 and 2:2 (i.e. full and half adders respectively) that we can bit along a set of weights. Weights are define the relative alignment of a bit with respect to the other partial products. For every 3:2 and 2:2 compressor, the sum bit is fed into the next layer of the same weight and the carry bit is fed into the next highest weight of the next layer. If only 1 bit remains in the weight for that layer, pass it up to the same weight in the next layer. Here's a look at the structure of an 8x8 multiplier and the resulting Wallace tree reduction on the initial 8 partial products.



Notice the reduction in using compressors from layer to layer. The construction of a generic version of the Wallace tree multiplier can be tricky, so here's a look at the VHDL code. Take some time to look at how a set of recursive VHDL functions can cue the tree process on how many compressors to insert at each layer.

VHDL Code:

```
    LIBRARY ieee;

 2. USE ieee.std_logic_1164.all;
 3.
 4. PACKAGE my funs IS
         FUNCTION clogb2 (a: NATURAL) RETURN NATURAL;
         FUNCTION prev_lvl_carry (width: NATURAL; this_weight: NATURAL; this_lvl: NAT
 6.
    URAL) RETURN NATURAL;
 7.
         FUNCTION this_lvl_bits (width: NATURAL; this_weight: NATURAL; this_lvl: NATU
    RAL) RETURN NATURAL;
 8.
         FUNCTION num full adders (width: NATURAL; this weight: NATURAL; this lvl: NA
     TURAL) RETURN NATURAL;
 9.
         FUNCTION num half adders (width: NATURAL; this weight: NATURAL; this lvl: NA
     TURAL) RETURN NATURAL;
10. END my_funs;
11.
    PACKAGE BODY my_funs IS
         FUNCTION clogb2 (a: NATURAL) RETURN NATURAL IS
13.
              VARIABLE aggregate : NATURAL := a;
15.
              VARIABLE return_val : NATURAL := 0;
16.
         BEGIN
17.
             compute_clogb2:
             FOR i IN a DOWNTO 0 LOOP
18.
19.
20.
                  IF aggregate > 0 THEN
21.
                       return_val := return_val + 1;
                  END IF:
22.
23.
24.
                  aggregate := aggregate / 2;
             END LOOP;
25.
26.
27.
             RETURN return_val;
28.
         END clogb2;
29.
30.
    FUNCTION prev_lvl_carry (width: NATURAL; this_weight: NATURAL; this_lvl: NATURAL) RETURN NATURAL \overline{\textbf{IS}}
31.
              VARIABLE this_weight_base_bits: NATURAL := 0;
VARIABLE this_num_bits: NATURAL := 0;
32.
33.
              VARIABLE num_carry: NATURAL := 0;
34.
35.
         BEGIN
              IF this weight > (width-1) THEN
36.
                  IF this_weight = 2*width-1 THEN
37.
38.
                      this_weight_base_bits := 1;
39.
                  ELSIF this weight = width THEN
40.
                      this_weight_base_bits := 2*width-this_weight;
41.
42.
                      this weight base bits := 2*width-this weight-1;
43.
                  END IF;
44.
             ELSE
45.
                  this_weight_base_bits := this_weight+1;
             END IF;
46.
48.
             IF this_lvl > 0 THEN -- Recursive case
49.
                  IF this_weight > 0 THEN
                      this_num_bits := this_lvl_bits(width,this_weight-1,this_lvl-1);
50.
51.
                      num_carry := this_num_bits/3;
                      num_carry := num_carry + (this_num_bits-num_carry*3)/2;
52.
53.
                  ELSE
54.
                      num_carry := 0;
55.
                  END IF:
56.
             ELSE
57.
                  num_carry := this_weight_base_bits/3;
58.
                  num_carry := num_carry + (this_weight_base_bits-num_carry*3)/2;
59.
             END IF:
60.
61.
              RETURN num_carry;
62.
         END prev_lvl_carry;
63.
         FUNCTION this_lvl_bits (width: NATURAL; this_weight: NATURAL; this_lvl: NATU
64.
    RAL) RETURN NATURAL IS
              VARIABLE this_weight_base_bits: NATURAL := 0;
65.
              VARIABLE prev_lvl_bits: NATURAL := 0;
VARIABLE full_adder_sums: NATURAL := 0;
66.
67.
             VARIABLE half_adder_sums: NATURAL := 0;
VARIABLE this_num_bits: NATURAL := 0;
68.
69.
         BEGIN
70.
71.
              IF this weight > (width-1) THEN
                  IF this_weight = 2*width-1 THEN
    this_weight_base_bits := 1;
72.
73.
                  ELSIF this_weight = width THEN
74.
                      this_weight_base_bits := 2*width-this_weight;
75.
                  ELSE
76.
77.
                      this_weight_base_bits := 2*width-this_weight-1;
                  END IF;
78.
```

```
79.
             ELSE
                  this_weight_base_bits := this_weight+1;
 80.
              END IF:
 81.
 82.
             IF this lvl > 0 THEN -- Recursive case
 83.
                 IF This weight > 0 THEN
84.
                      85.
86.
 87.
88.
     ums + prev_lvl_carry(width,this_weight,this_lvl);
89.
                 ELSE
 90.
                      this_num_bits := this_lvl_bits(width,this_weight,this_lvl-1);
                  END IF:
 91.
 92.
             ELSE
                  this num bits := this weight base bits;
             END IF;
 95.
 96.
              RETURN this_num_bits;
97.
         END this_lvl_bits;
98.
         FUNCTION num_full_adders (width: NATURAL; this_weight: NATURAL; this_lvl: NA
99.
     TURAL) RETURN NATURAL IS
100.
              VARIABLE this num_bits: INTEGER := this_lvl_bits(width,this_weight,this_
     lvl);
101.
         BEGIN
102.
             RETURN (this_num_bits/3);
103.
         END num_full_adders;
104.
105.
         FUNCTION num_half_adders (width: NATURAL; this_weight: NATURAL; this_lvl: NA
     TURAL) RETURN NATURAL IS
106.
              VARIABLE this_num_bits: INTEGER := this_lvl_bits(width,this_weight,this_
     lvl);
107.
             VARIABLE num_full_adds: INTEGER := 0;
         BEGIN
108.
109.
              num_full_adds := this_num_bits/3;
             RETURN ((this_num_bits-num_full_adds*3)/2);
110.
         END num_half_adders;
111.
112. END my_funs;
113.
114. LIBRARY ieee;
     USE ieee.std logic 1164.all;
115.
116. USE work.my_funs.all;
117.
118. ENTITY wallace_mult IS
         GENERIC (
119.
             width : INTEGER := 4
120.
121.
         PORT (
122.
                     IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
123.
             a :
             b :
124.
125.
             prod : OUT STD_LOGIC_VECTOR(2*width-1 DOWNTO 0)
126.
127. END wallace_mult;
     ARCHITECTURE behavioral OF wallace_mult IS
129.
130.
          TYPE layer_depth_type IS ARRAY(32 DOWNTO 3) OF INTEGER;
         131.
         CONSTANT stages: INTEGER := layer_depth(width);
TYPE W_type IS ARRAY(2*width-1 DOWNTO 0, width-1 DOWNTO 0, stages-1 DOWNTO 0
133.
     ) OF STD_LOGIC;
134.
         TYPE P_type IS ARRAY(width-1 DOWNTO 0, width-1 DOWNTO 0) OF STD_LOGIC;
         SIGNAL P: P_type; -- Initial product tree
SIGNAL W: W_type; -- Wallace tree
135.
136.
         SIGNAL add_a, add_b, add_sum: STD_LOGIC_VECTOR(2*width-1 DOWNTO 0);
SIGNAL c_in: STD_LOGIC := '0';
137.
138.
139.
         COMPONENT bk_adder
140.
141.
              GENERIC (
                              INTEGER := 4
142.
                 width :
143.
             PORT (
144
                         IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
145.
                 a :
146.
                  b :
                           IN STD_LOGIC;
OUT STD_LOGIC_VECTOR(width-1 DOWNTO 0);
147.
                  c in:
148.
                  sum :
149.
                  c_out :
                             OUT STD LOGIC
150.
151.
         END COMPONENT;
152.
153. BEGIN
154.
155.
         partial_proc: PROCESS(a,b)
156.
         BEGIN
157.
              FOR i IN width-1 DOWNTO 0 LOOP
                  FOR j IN width-1 DOWNTO 0 LOOP
158.
159.
                      P(i,j) \le a(i) AND b(j);
                  END LOOP;
160.
              END LOOP;
161.
         END PROCESS;
162.
163.
```

```
164.
          wallace_proc: PROCESS(W,P)
               VARIABLE this_carry_bits: NATURAL := 0;
165.
              VARIABLE num_full_adds: NATURAL := 0; VARIABLE num_half_adds: NATURAL := 0;
166.
167.
               VARIABLE num_wires: NATURAL := 0;
168.
169.
          BEGIN
               W(2*width-1,0,0) \le '1'; -- Extended sign bit W(width,width-1,0) \le '1'; -- Sign bit
170.
171.
               FOR i IN 2*width-2 DOWNTO 0 LOOP
172.
173.
                   IF i <= (width-1) THEN</pre>
174.
                       FOR j IN i DOWNTO 0 LOOP
175.
                            \mathbf{IF} (j = width-1) \mathbf{XOR} (i-j = width-1) \mathbf{THEN}
176.
                                 W(i,j,0) \leftarrow NOT(P(j,i-j));
177.
178.
                                 W(i,j,0) \le P(j,i-j);
                            END IF;
                       END LOOP;
180.
                   ELSE
182.
                        FOR j IN width-1 DOWNTO i-width+1 LOOP
183.
                            IF (j = width-1) XOR (i-j = width-1) THEN
184.
                                 W(i,j-i+width-1,0) \stackrel{=}{\sim} NOT(P(j,i-j));
185.
186.
                                 W(i,j-i+width-1,0) \leftarrow P(j,i-j);
187.
                            END IF;
188.
                       END LOOP;
                   END IF;
189.
190.
              END LOOP:
191.
192.
               FOR k IN 0 TO stages-2 LOOP
                   FOR i IN 2*width-1 DOWNTO 0 LOOP
193.
194.
                        this_carry_bits := prev_lvl_carry(width, i, k+1);
195.
                        -- Full adders (3:2 Compressors)
196.
                        num_full_adds := num_full_adders(width,i,k);
197.
                        FOR j IN 0 TO num_full_adds-1 LOOP
198.
                            W(i,this\_carry\_bits+j,k+1) \leftarrow W(i,j*3,k)  XOR W(i,j*3+1,k) XO
199.
     R W(i,j*3+2,k);
                            IF i < 2*width-1 THEN</pre>
200.
                                W(i+1,j,k+1) \leftarrow (W(i,j*3,k) \text{ AND } W(i,j*3+1,k)) \text{ XOR } (W(i,j*3+1,k))
201.
      *3+2,k) AND (W(i,j*3,k) XOR W(i,j*3+1,k)));
202.
                            END IF;
203.
                        END LOOP:
204.
205.
                        -- Half adders (2:2 Compressors)
                       num_half_adds := num_half_adders(width,i,k);
FOR j IN 0 TO num_half_adds-1 LOOP
206.
207.
208.
                            W(i,this_carry_bits+num_full_adds+j,k+1) <= W(i,num_full_add
      s*3+j*2,k) XOR W(i,num_full_adds*3+j*2+1,k);
209.
                            IF^{-}i < 2*width-1 THEN
                                W(i+1,num_full_adds+j,k+1) \le W(i,num_full_adds*3+j*2,k)
210.
       AND W(i,num_full_adds*3+j*2+1,k);
211.
                            END IF;
212.
                        END LOOP;
213.
214.
215.
                       num_wires := this_lvl_bits(width,i,k)-num_full_adds*3-num_half_a
     dds*2;
216.
                        FOR j IN 0 TO num_wires-1 LOOP
     217.
218.
                       END LOOP;
219.
                   END LOOP;
              END LOOP;
220.
221.
          END PROCESS;
222.
223.
          -- Final Adder (Using a Brent Kung Adder)
224.
          signal_vect_proc: PROCESS(W)
225.
          BEGIN
               FOR i IN 2*width-1 DOWNTO 0 LOOP
226.
227.
                   add_a(i) \le W(i,0,stages-1);
                   add_b(i) \leftarrow W(i,1,stages-1);
228.
              FND LOOP:
229
230.
          END PROCESS:
231.
          U bk_add: bk_adder
232.
233.
          GENERIC MAP (
234.
              width => 2*width
235.
236.
          PORT MAP (
              a \Rightarrow add a,
237.
              b \Rightarrow add_b,
238.
239.
               c in => \overline{c} in.
              sum => add_sum
240.
241.
242.
243.
          prod <= add sum;</pre>
244.
245. END behavioral;
246.
      LIBRARY ieee;
248. USE ieee.std_logic_1164.all;
```

```
249. USE work.my_funs.all;
250.
          ENTITY bk_adder IS
251.
252.
                  GENERIC (
253.
                         width:
                                                 INTEGER := 7
254.
255.
                  PORT (
256.
                                       IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
                         a :
                                       IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
IN STD_LOGIC;
                         b :
257.
258.
                          c in:
                                           OUT STD_LOGIC_VECTOR(width-1 DOWNTO 0);
259.
                          sum :
260.
                         c out :
                                              OUT STD LOGIC
261.
262. END bk adder;
263.
          ARCHITECTURE behavioral OF bk adder IS
264.
                  CONSTANT nn: INTEGER := clogb2(width);
265.
                   CONSTANT inv_nn: INTEGER := clogb2(width+2**(nn-2))-2;
267.
                  TYPE T_type IS ARRAY(nn+inv_nn-1 DOWNTO 0, width-1 DOWNTO 0) OF STD_LOGIC_VE
          CTOR(1 DOWNTO 0);
268.
                  SIGNAL T: T_type;
269.
          BEGIN
270.
271.
                  -- Carry tree with maximum number of stages
272.
                  tree_proc: PROCESS(T,a,b,c_in)
273.
                  BEGIN
274.
                            - First bit is a full adder
                          T(0,0)(0) \leftarrow (a(0) \text{ AND } b(0)) \text{ OR } (c_{in} \text{ AND } (a(0) \text{ XOR } b(0)));
275.
276.
                          T(0,0)(1) \le a(0) XOR b(0) XOR c_in;
277.
278.
                            - Leaves of tree
                         FOR j IN width-1 DOWNTO 1 LOOP
279.
                                  T(0,j)(0) \leftarrow a(j) AND b(j); -- Generate bit base
280.
                                  T(0,j)(1) \ll a(j) \times CR b(j); -- Propagate bit base
281.
                         END LOOP;
282.
283.
284.
                             - Carry tree
                         FOR i IN 1 TO nn-1 LOOP
285.
                                  FOR j IN width-1 DOWNTO 0 LOOP
286.
                                          IF(j \mod 2^{**}i = (2^{**}i)-1) THEN
287.
                                                 IF((j-2**(i-1)) >= 0) THEN
288.
                                                         T(i,j)(0) \iff (T(i-1,j)(1) \text{ AND } T(i-1,j-2**(i-1))(0)) \text{ OR } T
289.
          (i-1,j)(0); -- G = (P_i \text{ and } G_i \text{ prev}) \text{ or } G_i

T(i,j)(1) \leftarrow T(i-1,j)(1) \text{ AND } T(i-1,j-2**(i-1))(1); -- P
290.
          = P_i and P_i_prev
291.
                                                 ELSE
292.
                                                         T(i,j)(0) \le T(i-1,j)(0); -- G = G i (since we are at tr
          ee's edge, there is no G_i_prev)
                                                         \overline{T}(\overline{i},j)(1) \ll T(i-1,j)(1); -- P = P i (since we are at tr
293.
          ee's edge, there is no P_i_prev)
                                                 END IF;
294.
295.
                                          ELSE
                                                 T(i,j)(0) \le T(i-1,j)(0);
296.
                                                 T(i,j)(1) \le T(i-1,j)(1);
297.
298.
                                          END IF;
299.
                                  END LOOP;
300.
                         END LOOP;
301.
302.
                           -- Inverse carry tree
303.
                          FOR i IN nn+inv_nn DOWNTO nn+1 LOOP
304.
                                 FOR j IN width-1 DOWNTO 0 LOOP
305.
                                         IF((j-2**(nn+inv_nn-(i))) \mod 2**((nn+inv_nn-(i))+1) = 2**((nn+inv_nn-(i))+1)
          nv_nn-(i))+1)-1) THEN
                                                 IF(j \ge 2**(nn+inv_nn-i)) THEN
306.
          T(i-1,j)(0) \leftarrow T(i-2,j)(1) AND T(i-2,j-2**((nn+inv_nn-(i))))(0)) OR T(i-2,j)(0); -- G = (P_i \text{ and } G_i \text{ prev}) \text{ or } G_i
307.
                                                         T(i-1,j)(1) \le T(i-2,j)(1) AND T(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2**((nn+inv_nn-(i-2,j-2*
308.
          ))))(1); -- P = P_i and P_i_prev
300
                                                 ELSE
                                                         T(i-1,j)(0) \le T(i-2,j)(0);
310.
                                                         T(i-1,j)(1) \ll T(i-2,j)(1);
311.
                                                 END IF;
312.
313.
                                          FI SE
                                                 T(i-1,j)(0) \leftarrow T(i-2,j)(0);

T(i-1,j)(1) \leftarrow T(i-2,j)(1);
314.
315.
                                          END IF;
316.
                                 END LOOP;
317.
                         END LOOP;
318.
                  END PROCESS;
319.
320.
                  -- Basic summation for carry tree
321.
                  sum proc: PROCESS(T)
322.
323.
                  BEGIN
324.
                          sum(0) \le T(0,0)(1);
                         FOR i IN width-1 DOWNTO 1 LOOP
325.
326.
                                 sum(i) \leftarrow T(0,i)(1) XOR T(nn+inv_nn-1,i-1)(0);
327.
                          END LOOP;
328.
                  END PROCESS;
329.
                  c_{out} \leftarrow T(nn+inv_{nn-1}, width-1)(0) OR (T(nn+inv_{nn-1}, width-1)(1) AND T(nn+inv_{nn-1}, width-1)(1)
330.
           v_{nn}-\overline{1}, width-2)(0);
331.
```

```
332. END behavioral;
```

Note that this Wallace tree multiplier is set up as a *combinational* and *signed operand* multiplier. An **unsigned synchronous** and **signed synchronous** version of each is attached. Also, note that I have used a Brent-Kung Adder for the final partial sums that I previously discussed. Now, here's a test bench to verify proper function of the Wallace tree multiplier.

```
VHDL Code:
```

```
    LIBRARY ieee;

     USE ieee.std_logic_1164.all;
 3.
     USE ieee.numeric std.all;
 4. USE std.textio.all;
 5.
     \textbf{ENTITY} \ \ \text{wallace\_mult\_tb} \ \ \textbf{IS}
 6.
          GENERIC (
 7.
               width: INTEGER := 11
 8.
 9.
10. END wallace_mult_tb;
11.
     ARCHITECTURE tb OF wallace_mult_tb IS

SIGNAL t_a: STD_LOGIC_VECTOR(width-1 DOWNTO 0);

SIGNAL t_b: STD_LOGIC_VECTOR(width-1 DOWNTO 0);


SIGNAL t_p: STD_LOGIC_VECTOR(2*width-1 DOWNTO 0);

SIGNAL t_clk: STD_LOGIC;


SIGNAL t_reset: STD_LOGIC;
12.
13.
14.
15.
16.
17.
18.
           COMPONENT wallace_mult
19.
                GENERIC (
20.
21.
                     width : INTEGER := 4
22.
23.
                PORT (
                              IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
24.
                     a :
                     clk: IN STD LOGIC; reset: IN STD LOGIC;
25.
26.
27.
                                 IN STD_LOGIC;
28.
                     prod : OUT STD_LOGIC_VECTOR(2*width-1 DOWNTO 0)
29.
30.
           END COMPONENT;
31.
32.
           FUNCTION to_string(sv: Std_Logic_Vector) return string is
33.
                     USE Std.TextIO.all;
34.
                     USE ieee.std_logic_textio.all;
35.
                VARIABLE lp: line;
36.
             BEGIN
37.
                     write(lp, to_integer(unsigned(sv)));
38.
                     RETURN lp.all;
             END:
39.
     BEGIN
40.
41.
          U_wallace_mult: wallace_mult
42.
           GENERIC MAP (
43.
                width => width
44.
           PORT MAP (
45.
46.
               a \Rightarrow t a,
               b => t_b,
clk => t_clk,
reset => t_reset,
47.
48.
49.
50.
                prod \Rightarrow t_p
51.
          );
52.
53.
           -- Clock Process
54.
           clk prc: PROCESS
55.
           BEGIN
56.
                t clk <= '0';
                WAIT FOR 5 ns;
57.
                t clk <= '1';
58.
                WAIT FOR 5 ns;
59.
60.
           END PROCESS;
61.
            -- Input Processes
62.
63.
           inp_prc: PROCESS
64.
                VARIABLE v_a: INTEGER := 0;
                VARIABLE v_b: INTEGER := 2**(width-1);
65.
66.
67.
                FOR i IN 0 TO 2**width LOOP
                     WAIT FOR 10 ns;
68.
                     v_a := v_a + 1;
v_b := v_b - i;
69.
70.
71.
                     t_a <= std_logic_vector(to_signed(v_a,width));</pre>
72.
                     t_b <= std_logic_vector(to_signed(v_b,width));</pre>
73.
74.
                END LOOP:
           END PROCESS;
75.
76.
77.
           -- Reset Process
```

```
78. rst_prc: PROCESS
79. BEGIN
80. t_reset <= '1';
81. wAIT FOR 10 ns;
82. t_reset <= '0';
83. wAIT;
84. END PROCESS;
85.
86. END tb;
```


And here's the output waveform:



Next, let's take a look at the performance of a 16x16 bit (combinatorial!) version of this Wallace tree multiplier. Using Synplify Pro and choosing Xilinx Virtex2 XC2V40 with CS144 Package and -6 Speed yields the following performance data:




This 16x16 bit multiplier may be unsuitable for use in a high-speed FPGA application requiring many multipliers (that's when device specific multipliers should be used). However, a synchronous version of the multiplier (attached) may be useful for lower power and simpler devices that do not have multipliers built in. Here's a look at some layer and delay specifics for this particular multiplier implementation:





The layer depth is charted out to 32 bit operands (you'll have to experiment yourself if you are interested in larger operands). The layer depth is a good indicator of how much delay the multiplier would have if it were placed in a pipelined situation. This implementation is "delay fat" so there are actual 2 additional delays on top of the layer depth. You are welcome to play with it to remove the input and output registers.


Until next time!

VHDL Coder









 $\ensuremath{\mathsf{w}}$ VHDL Component: Kogge-Stone Adder (Generic) | booth multiplier $\ensuremath{\mathsf{w}}$





Forum Rules

All times are GMT -4. The time now is 09:34~AM.

Powered by vBulletin® Version 4.2.0

Copyright \circledcirc 2013 vBulletin Solutions, Inc. All rights reserved.

Content Relevant URLs by **vBSEO** 3.5.2

United-Forum: CSS-Sprites

vBulletin Skin By: PurevB.com

Contact Us OpenHDL - Verilog and VHDL Discussion Forums Archive Top

-- OpenHDL Red