## 67 MUL32 - Signed/unsigned 32x32 multiplier module

#### 67.1 Overview

The multiplier module is highly configurable module implementing 32x32 bit multiplier. Multiplier takes two signed or unsigned numbers as input and produces 64-bit result. Multiplication latency and hardware complexity depend on multiplier configuration. Variety of configuration option makes it possible to configure the multiplier to meet wide range of requirements on complexity and performance.

For DSP applications the module can be configured to perform multiply & accumulate (MAC) operation. In this configuration 16x16 multiplication is performed and the 32-bit result is added to 40-bit value accumulator.

#### 67.2 Operation

The multiplication is started when '1' is samples on MULI.START on positive clock edge. Operands are latched externally and provided on inputs MULI.OP1 and MULI.OP2 during the whole operation. The result appears on the outputs during the clock cycle following the clock cycle when MULO.READY is asserted if multiplier if 16x16, 32x8 or 32x16 configuration is used. For 32x32 configuration result appears on the output during the second clock cycle after the MULI.START was asserted.

Signal MULI.MAC shall be asserted to start multiply & accumulate (MAC) operation. This signal is latched on positive clock edge. Multiplication is performed between two 16-bit values on inputs MULI.OP1[15:0] and MULI.OP2[15:0]. The 32-bit result of the multiplication is added to the 40-bit accumulator value on signal MULI.ACC to form a 40-bit value on output MULO.RESULT[39:0]. The result of MAC operation appears during the second clock cycle after the MULI.MAC was asserted.

#### 67.3 Synthesis

Table 811 shows hardware complexity in ASIC gates and latency for different multiplier configurations.

Table 811. Multiplier latencies and hardware complexity

Multiplier size (multype)	Pipelined (pipe)	Latency (clocks)	Approximate area (gates)
16x16	1	5	6 500
16x16	0	4	6 000
32x8	-	4	5 000
32x16	-	2	9 000
32x32	-	1	15 000

# **67.4** Configuration options

Table 812 shows the configuration options of the core (VHDL generics).

Table 812. Configuration options

Generic	Function	Allowed range	Default
infer	If set the multipliers will be inferred by the synthesis tool. Use this option if your synthesis tool i capable of inferring efficient multiplier implementation.	0 to 1	1
multype	Size of the multiplier that is actually implemented. All configuration produce 64-bit result with different latencies.	0 to 3	0
	0 - 16x16 bit multiplier		
	1 - 32x8 bit multiplier		
	2 - 32x16 bit multiplier		
	3 - 32x32 bit multiplier		
pipe	Used in 16x16 bit multiplier configuration with inferred option enabled. Adds a pipeline register stage to the multiplier. This option gives better timing but adds one clock cycle to latency.	0 to 1	0
mac	Enable multiply & accumulate operation. Use only with $16x16$ multiplier option with no pipelining ( $pipe = 0$ )	0 to 1	0

# 67.5 Signal descriptions

Table 813 shows the interface signals of the core (VHDL ports).

Table 813. Signal declarations

Signal name	Field	Туре	Function	Active
RST	N/A	Input	Reset	Low
CLK	N/A	Input	Clock	-
HOLDN	N/A	Input	Hold	Low
MULI	OP1[32:0]	Input	Operand 1	High
			OP1[32] - Sign bit.	
			OP1[31:0] - Operand 1 in 2's complement format	
	OP2[32:0]		Operand 2	High
			OP2[32] - Sign bit.	
			OP2[31:0] - Operand 2in 2's complement format	
	FLUSH		Flush current operation	High
	SIGNED		Signed multiplication	High
	START		Start multiplication	High
	MAC		Multiply & accumulate	High
	ACC[39:0]		Accumulator. Accumulator value is held externally.	High
MULO	READY	Output	Result is ready during the next clock cycle for 16x16, 32x8 and 32x16 configurations. Not used for 32x32 configuration or MAC operation.	High
	NREADY		Not used	-
	ICC[3:0]		Condition codes	High
			ICC[3] - Negative result (not used in 32x32 conf)	
			ICC[1] - Zero result (not used in 32x32 conf)	
			ICC[1:0] - Not used	
	RESULT[63:0]		Result. Available at the end of the clock cycle if MULO.READY was asserted in previous clock cycle. For 32x32 configuration the result is available during second clock cycle after the MULI.START was asserted.	High

# 67.6 Library dependencies

Table 814 shows the libraries used when instantiating the core (VHDL libraries).

Table 814. Library dependencies

Library	Package	Imported unit(s)	Description
GAISLER	ARITH	Signals, component	Signals, component declaration

# 67.7 Component declaration

The core has the following component declaration.

```
component mul32
generic (
   infer : integer := 1;
   multype : integer := 0;
   pipe : integer := 0;
```

```
mac : integer := 0
);
port (
    rst : in std_ulogic;
    clk : in std_ulogic;
    holdn : in std_ulogic;
    muli : in mul32_in_type;
    mulo : out mul32_out_type
);
end component;
```

#### 67.8 Instantiation

This example shows how the core can be instantiated.

The module is configured to implement 16x16 pipelined multiplier with support for MAC operations.

# 28 DIV32 - Signed/unsigned 64/32 divider module

#### 28.1 Overview

The divider module performs signed/unsigned 64-bit by 32-bit division. It implements the radix-2 non-restoring iterative division algorithm. The division operation takes 36 clock cycles. The divider leaves no remainder. The result is rounded towards zero. Negative result, zero result and overflow (according to the overflow detection method B of SPARC V8 Architecture manual) are detected.

# 28.2 Operation

The division is started when '1' is samples on DIVI.START on positive clock edge. Operands are latched externally and provided on inputs DIVI.Y, DIVI.OP1 and DIVI.OP2 during the whole operation. The result appears on the outputs during the clock cycle following the clock cycle after the DIVO.READY was asserted. Asserting the HOLD input at any time will freeze the operation, until HOLDN is de-asserted.

### 28.3 Signal descriptions

Table 229 shows the interface signals of the core (VHDL ports).

Table 229. Signal declarations

Signal name	Field	Туре	Function	Active
RST	N/A	Input	Reset	Low
CLK	N/A	Input	Clock	-
HOLDN	N/A	Input	Hold	Low
DIVI	Y[32:0]	Input	Dividend - MSB part	High
			Y[32] - Sign bit	
			Y[31:0] - Dividend MSB part in 2's complement format	
	OP1[32:0]		Dividend - LSB part	High
			OP1[32] - Sign bit	
			OP1[31:0] - Dividend LSB part in 2's complement format	
	FLUSH		Flush current operation	High
	SIGNED		Signed division	High
	START		Start division	High
DIVO	READY	Output	The result is available one clock after the ready signal is asserted.	High
	NREADY		Not used	-
	ICC[3:0]		Condition codes	High
			ICC[3] - Negative result	
			ICC[2] - Zero result	
			ICC[1] - Overflow	
			ICC[0] - Not used. Always '0'.	
	RESULT[31:0]		Result	High

## 28.4 Library dependencies

Table 230 shows libraries used when instantiating the core (VHDL libraries).

Table 230. Library dependencies

Library	Package	Imported unit(s)	Description
GAISLER	ARITH	Signals, component	Divider module signals, component declaration

# 28.5 Component declaration

The core has the following component declaration.

```
component div32
port (
    rst : in std_ulogic;
    clk : in std_ulogic;
    holdn : in std_ulogic;
    divi : in div32_in_type;
    divo : out div32_out_type
);
end component;
```

#### 28.6 Instantiation

This example shows how the core can be instantiated.

```
library ieee;
use ieee.std_logic_1164.all;
library grlib;
use gaisler.arith.all;
.
.
.
signal divi : div32_in_type;
signal divo : div32_out_type;
begin
div0 : div32 port map (rst, clk, holdn, divi, divo);
end;
```