{"payload":{"header_redesign_enabled":false,"results":[{"id":"318892320","archived":false,"color":"#76d275","followers":101,"has_funding_file":false,"hl_name":"hdl/bazel_rules_hdl","hl_trunc_description":"Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…","language":"Starlark","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":318892320,"name":"bazel_rules_hdl","owner_id":60629323,"owner_login":"hdl","updated_at":"2024-05-11T20:55:49.867Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":16,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":82,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahdl%252Fbazel_rules_hdl%2B%2Blanguage%253AStarlark","metadata":null,"csrf_tokens":{"/hdl/bazel_rules_hdl/star":{"post":"Q2UKEIvxhQa8cw0dkBuJ20B-dqKwUteaa7lhIummnC02xV-zxRD-tyqe2niUoxsgYOr8YC-AF317HK4y0Yzoqw"},"/hdl/bazel_rules_hdl/unstar":{"post":"LstDDiwWxa-wv1EGMqQBwZQ0IEdiba2G2I3C88PXTxDmasNshXUlxC_AL1JcazMgAQh0lnfGoggdasbNY5j41Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"8yUcofnqej33W8j5RBasGqa1BiDSBCirjvmfm6Zto-dCRpurllR5PfqLTqUnz61sgdWE5mOv31WoqpivqggHkg"}}},"title":"Repository search results"}