

# 「Course」 RISC-V Computer System Integration

Lecture 6 Rocket Computer System: Custom Hardware with External IOs

Hoang Trong Thuc 2022/12






# Outline

- 1. Last lecture brief review
- 2. Include external IOs
- 3. Practice: adder-subtractor with switch control






# Outline


- 1. Last lecture brief review
- 2. Include external IOs
- 3. Practice: adder-subtractor with switch control

### 1. Last lecture brief review (1/10) The end goal

We add our custom hardware to the system's peripheral bus




### 1. Last lecture brief review (2/10) Custom hardware's signals




### 1. Last lecture brief review (3/10) GCD register-map

With the GCD module, the memory-register map can be chosen like this:




### 1. Last lecture brief review (4/10) Register-router



### 1. Last lecture brief review (5/10) Software example

#### Software example

```
// Reset the hardware
_REG32(gcd_reg, GCD_TRIGGER) =
0x00000100;
_REG32(gcd_reg, GCD_TRIGGER) =
0x0000000;
// Write A & B values
_{REG32(gcd\_reg, GCD\_DATA\_A)} = 7;
REG32(gcd reg, GCD DATA_B) = 3;
// Trigger and wait
REG32(gcd reg, GCD TRIGGER) =
0 \times 0 0 0 0 0 0 1;
while(!( REG32(gcd_reg,
GCD STATUS) && 0x00000001));
// Get and print the result
int c = REG32 (gcd reg,
GCD DATA C);
kprintf("GCD of 7 and 3 is d\n",
c);
```



### 1. Last lecture brief review (6/10) GCD Scala file

The *Scala wrapper file* must be created under the devices/ folder:

```
thuc@Ubuntu:~/Projects/RISCVConsole/hardware/riscvconsole/src/main/scala/devices/gcd$ ls gcd.scala
```

In the gcd.scala file, make a "fake" class that contains only the ports:

```
hardware wrapper for Verilog file: module name & ports MUST MATCH the Verilog's
class GCD extends BlackBox with HasBlackBoxResource {
                                                                                       In Verilog file:
 val io = IO(new Bundle{
   val iClk = Input(Clock())
   val iRst = Input(Bool())
                                                                                      module GCD (
   val iA
            = Input(UInt(16.W))
                                                                                                         iClk,
                                                        These must match
                                                                                         input
            = Input(UInt(16.W))
   val iB
                                                                                                         iRst,
                                                                                         input
   val iValid = Input(Bool())
                                                                                         input
                                                                                                 [15:0] iA,
   val oReady = Output(Bool())
                                                                                                 [15:0] iB,
   val oValid = Output(Bool())
                                                                                         Input
   val oC = Output(UInt(16.W))
                                                                                         input
                                                                                                         iValid,
                                                                                         output
                                                                                                         oReady,
 addResource("GCD.v")
                                                                                         output
                                                                                                         oValid,
                                                                                         output [15:0] oC );
```

```
thu @Ubuntu:~/Projects/RISCVConsole/hardware/riscvconsole/src/main/resources$ ls GCD.v sdram versatile_fft
```

The addResource() will automatically find the given file-name in the resources/ folder

### 1. Last lecture brief review (7/10) Wires & regs declaration

In the gcd.scala file:

```
// declare params
case class GCDParams(address: BigInt)

// declare register-map structure
object GCDCtrlRegs {
  val trigger = 0x00
  val data_a = 0x04
  val data_b = 0x08
  val data_c = 0x00
  val status = 0x10
}
```

Declare registers with its offset.

Create a <u>Scala wrapper</u> called **GCDmod** that includes the previous **GCD** class as sub-module.

```
// mapping between HW ports and register-map
abstract class GCDmod(busWidthBytes: Int, c: GCDParams)(implicit p: Parameters)
  extends RegisterRouter(
   RegisterRouterParams(
        name = "gcd",
        compat = Seq("console,gcd0"),
        base = c.address,
        beatBytes = busWidthBytes))
{
    lazy val module = new LazyModuleImp(this) {
        // HW instantiation
        val mod = Module(new GCD)
```

Declare the wires and regs in the GCDmod and connect them to the GCD sub-module:

```
declare inputs
                                   Normal regs
val data_a = Reg(UInt(16.W))
val data_b = Reg(UInt(16.W))
                                     reg with init
val rst
          = RegInit(false.B)
          = WireInit(false.B)
val trig
                                      value of 0
// mapping inputs
             := clock
mod.io.iClk
mod.io.iRst
             := reset.asBool || rst
                                    wire with init
mod.io.iValid := trig
mod.io.iA
             := data a
                                      value of 0
             := data b
mod.io.iB
```

All outputs must be wires

```
// declare outputs
val ready
val ready
val valid
val data_c
// mapping outputs
ready := mod.io.oReady
valid := mod.io.oValid
data_c := RegEnable(mod.io.oC, valid)

data_c captures oc at valid
10
```

### 1. Last lecture brief review (8/10) Map to registers

In the gcd.scala file:

RegField.r instead of

Mapping between signals and registers:

RegFiled means read-only.

```
// map inputs & outputs to register positions
val mapping = Seq(
   GCDCtrlRegs.trigger -> Seq(
        RegField(1, trig, RegFieldDesc("trigger", "GCD trigger/start")),
        RegField(7),
        RegField(1, rst, RegFieldDesc("rst", "GCD Reset", reset = Some(0)))
),
   GCDCtrlRegs.data_a -> Seq(RegField(16, data_a, RegFieldDesc("data_a", "A data for GCD"))),
   GCDCtrlRegs.data_b -> Seq(RegField(16, data_b, RegFieldDesc("data_b", "B data for GCD"))),
   GCDCtrlRegs.data_c -> Seq(RegField.r(16, data_c, RegFieldDesc("data_c", "C output for GCD", volatile = true))),
   GCDCtrlRegs.status -> Seq(RegField.r(1, ready, RegFieldDesc("ready", "GCD data ready", volatile = true))),
   regmap(mapping :_*)
val omRegMap = OMRegister.convert(mapping:_*)
```

Finally, create a <u>TileLink wrapper</u> called **TLGCD** that extends from the previous **GCDmod** class:

```
// declare TileLink-wrapper class for GCD-module
class TLGCD(busWidthBytes: Int, params: GCDParams)(implicit p: Parameters)
    extends GCDmod (busWidthBytes, params) with HasTLControlRegMap
```

### 1. Last lecture brief review (9/10) System traits

In the gcd.scala file:


Create a **trait** to be called later in the RISCVConsole System:


```
// declare trait to be called in a system
case object PeripheryGCDKey extends Field[Seq[GCDParams]](Nil)

// trait to be called in a system
trait HasPeripheryGCD { this: BaseSubsystem =>
   val gcdNodes = p(PeripheryGCDKey)...: { ps =>
   GCDAttachParams(ps).attachTo(this)
  }
}
```

In the
RVCSystem
.scala file:

Import the GCD package:





### 1. Last lecture brief review (10/10) Assign the address

In the RVCConfig.scala file:

Put the GCDKey and assign an address.:

```
// declare trait to be called in a system
      case object PeripheryGCDKey extends Field[Seq[GCDParams]](Nil)
🛍 gcd
       / trait to be called in a system
      trait HasPeripheryGC) { this: BaseSubsystem =>
        val gcdNodes = p(PtripheryGCDKey).map { ps =>
           GCDAttachParams(rs).attachTo(this)
           sifive.blocks.devices.uart.UARTParams(0x10000000))
         case sifive.blocks.devices.gpio.PeripheryGPIOKey => Seq(
           sifive.blocks.devices.opio.GPIOParams(0x10001000, gpio))
         case sifive.blocks.device;.spi.PeripherySPIKey => Seq(
           sifive.blocks.devices.sti.SPIParams(0x10002000))
         case sifive.blocks.devices.i2c.PeripheryI2CKey => Seq(
           sifive.blocks.devices.i2 .I2CParams(0x10003000))
         case riscvconsole.devices.gcd.PeripheryGCDKey => Seq(
           riscvconsole.devices.gcd.GCDParams(0x10004000))
         // sifive.blocks.devices.spi.SPIFlashParams(0x10003000, 0x20000000L))
         case MaskROMLocated(InSubsystem) => Seq(
        🥚 freechips.rocketchip.devices.tilelink.MaskROMParams(0x20000000L, "MyBootROM", 4096))
         case SDRAMKey => Seq()
         case SRAMKey => Seq()
         case SubsystemDriveAsyncClockGroupsKey => None
```

Next time, \$ make default will see a new gcd module is included in the device-tree:

The **gcd** is added in the address map:

```
Generated Address Map
                                  debug-controller@0
                       1000 ARWX
            3000 -
                                  error-device@3000
                       4000 ARWX
                                  clint@2000000
         2000000
                    2010000 ARW
                                  interrupt-controller@c000000
                   10000000 ARW
                                  serial@10000000
        10000000 -
                   10001000 ARW
                                  qpio@10001000
        10001000 - 10002000 ARW
                                  spi@10002000
        10002000 - 10003000 ARW
        10003000 - 10004000 ARW
                                  i2c@10003000
       10004000 - 10005000 ARW
                                  qcd@10004000
        20000000 - 20004000 R X rom@20000000
                  90000000
                             RWXC memory@80000000
```






# Outline

- 1. Last lecture brief review
- 2. Include external IOs
- 3. Practice: adder-subtractor with switch control

### 2. Include external IOs (1/10) GCD with external IOs

Now let's say the GCD module has **4bit** input <u>switches</u> and **4bit** output <u>LEDs</u>:



```
module GCD (
  input         iClk,
  input         iRst,
  input [15:0] iA,
  input [15:0] iB,
  input         iValid,
  output         oReady,
  output         oValid,
  output [15:0] oC );
```

Let's make thing simple, just assign switches to LEDs:

```
module GCD (
 input
                iclk,
 input
                iRst,
 input
        [15:0] iA,
 input
        [15:0] iB,
                iValid.
 input
 output
                oReady,
 output
                oValid,
 output [15:0]
                oC,
 input [3:0]
                iSW,
 output [3:0]
                oLED );
 assign oLED = iSW;
```

### 2. Include external IOs (2/10) In gcd.scala: GCD

In the gcd.scala file:

First, in the **GCD** class: add more ports

#### Then:

```
hardware wrapper for Verilog file: module name & po
class GCD extends BlackBox with HasBlackBoxResource {
 val to = IO(new Bundle{
   val iclk
              = Input(Clock())
   val iRst
              = Input(Bool())
              = Input(UInt(16.W))
   val iA
              = Input(UInt(16.W))
   val iB
   val iValid = Input(Bool())
   val oReady = Output(Bool())
   val oValid = Output(Bool())
   val oC
              = Output(UInt(16.W))
 addResource("GCD.v")
```

A new class (let's call **GCDIO**) for external IOs

\*Note: the new gcd.scala file is provided in the material. You can copy it to your devices/gcd/ folder.

#### Now:

```
hardware wrapper for Verilog file: module name & po
class GCD extends BlackBox with HasBlackBoxResource {
  val to = IO(new Bundle{
               = Input(Clock())
    val iclk
               = Input(Bool())
    val iRst
    val iA
               = Input(UInt(16.W))
               = Input(UInt(16.W))
    val iValid = Input(Bool())
                                       More ports
    val oReady = Output(Bool())
    val oValid = Output(Bool())
               = Output(UInt(16.W))
    val oC
    val iSW
               = Input(UInt(4.W))
              = Output(UInt(4.W))
    val oLED
  addResource("GCD.v")
  external IOs
class GCDIO extends Bundle {
  val switch = Input(UInt(4.W))
  val led
            = Output(UInt(4.W))
```

### 2. Include external IOs (3/10) In gcd.scala: GCDmod

In the gcd.scala file:

new GCDIO)

Then, in the **GCDmod** class: change to IORegisterRouter & add new IOs

#### Then:

```
mapping between HW ports and register-map
abstract class GCDmod(busWidthBytes: Int, c: GCDParams)(implicit p: Parameters)
 extends RegisterRouter(
   RegisterRouterParams(
     name = "gcd",
     compat = Seq("console,gcd0"),
                                                                 Using IORegisterRouter
     base = c.address,
     beatBytes = busWidthBytes))
                                                               instead of RegisterRouter
                      Now:
  mapping between HW ports and register-map
abstract class GCDmod(busWidthBytes: Int, c: GCDParams)(implicit p: Parameters)
 extends IORegisterRouter(
   RegisterRouterParams(
     name = "qcd".
                                                                               Add a new GCDIO
     compat = Seq("console,gcd0"),
     base = c.address,
                                                                             (just declared earlier)
     beatBytes = busWidthBytes),
```

### 2. Include external IOs (4/10) In gcd.scala: GCDmod

In the gcd.scala file:

#### In the **GCDmod** class:

remember to connect the submodule's IOs

#### Then:

```
// declare inputs
val data_a = Reg(UInt(16.W))
val data b = Reg(UInt(16.W))
          = RegInit(false.B)
val rst
val trig = WireInit(false.B)
// mapping inputs
mod.io.iClk
             := clock
mod.io.iRst
             := reset.asBool || rst
mod.io.iValid := trig
mod.io.iA
             := data a
mod.io.iB
             := data b
// declare outputs
val ready = Wire(Bool())
val valid = Wire(Bool())
val data_c = Wire(UInt(16.W))
// mapping outputs
ready := mod.io.oReady
valid := mod.io.oValid
data c := RegEnable(mod.io.oC, valid)
```

Now:

```
// declare inputs
val data_a = Reg(UInt(16.W))
val data b = Reg(UInt(16.W))
val rst
          = RegInit(false.B)
val trig
          = WireInit(false.B)
// mapping inputs
mod.io.iClk
             := clock
mod.io.iRst
             := reset.asBool || rst
mod.io.iValid := trig
mod.io.iA
             := data a
mod.io.iB
             := data b
// declare outputs
val ready = Wire(Bool())
val valid = Wire(Bool())
val data_c = Wire(UInt(16.W))
// mapping outputs
ready := mod.io.oReady
valid := mod.io.oValid
data c := RegEnable(mod.io.oC, valid)
// connect external IOs
mod.io.iSW := port.switch
port.led
           := mod.io.oLED
```

Connect **mod** (sub-module inside)'s ports to **GCDmod** (module outside)'s ports

### 2. Include external IOs (5/10) In gcd.scala: trait

In the gcd.scala file:

#### Finally, in the **HasPeripheryGCD** trait:

makeSink() for the RVCSystem

#### Then:

```
// declare trait to be called in a system
case object PeripheryGCDKey extends Field[Seq[GCDParams]](Nil)

// trait to be called in a system
trait HasPeripheryGCD { this: BaseSubsystem =>
   val gcdNodes = p(PeripheryGCDKey).map { ps =>
    GCDAttachParams(ps).attachTo(this)
   }
}
```

This makeSink() function will later create a "sink" port for the RVCSystem.




#### Now:

- The
  - HasPeripheryGCDModuleImp trait will be used for the final system's module implementation.
- This makeIO() function will later create external IOs in the top module.

### 2. Include external IOs (6/10) In system.scala

In the system.scala file:

RISCVConsole/hardware/riscvconsole/src/main/scala/riscvconsole/RVCSystem.scala



### 2. Include external IOs (7/10) In config.scala

In the config.scala file:

RISCVConsole/hardware/riscvconsole/src/main/scala/riscvconsole/RVCConfig.scala

Because we will use the *LEDs* and *switches* for the **GCD** module, let's <u>disable</u> the **GPIO** module in the system.

#### Then:

💤 gcd.scala RVCSystem.scala RVCConfig.scala package riscvconsole.system import ... class RVCPeripheralsConfig(gpio: Int = 14) extends Config((site, here, up) => case sifive.blocks.devices.uart.PeripheryUARTKey => Seg( sifive.blocks.devices.uart.UARTParams(0x10000000)) case sifive.blocks.devices.gpio.PeripheryGPIOKey => Seq( sifive.blocks.devices.gpio.GPIOParams(0x10001000, gpio)) case sifive.blocks.devices.spi.PeripherySPIKey => Seq( sifive.blocks.devices.spi.SPIParams(0x10002000)) case sifive.blocks.devices.i2c.PeripheryI2CKey => Seq( sifive.blocks.devices.i2c.I2CParams(0x10003000)) case riscvconsole.devices.gcd.PeripheryGCDKey => Seq( riscvconsole.devices.gcd.GCDParams(0x10004000))

Now:

```
artya7.scala
                RVCConfig.scala
       package riscvconsole.system
       class RVCPeripheralsConfig(gpio: Int = 14) extends Config((site, here, up) => {
         case sifive.blocks.devices.uart.PeripheryUARTKey => Seq(
           sifive.blocks.devices.uart.UARTParams(0x10000000))
         //case sifive.blocks.devices.gpio.PeripheryGPIOKey => Seq(
         case sifive.blocks.devices.gpio.PeripheryGPIOKey => Seq()
         case sifive.blocks.devices.spi.PeripherySPIKey => Seq(
           sifive.blocks.devices.spi.SPIParams(0x10002000))
         case sifive.blocks.devices.i2c.PeripheryI2CKey => Seg(
           sifive.blocks.devices.i2c.I2CParams(0x10003000))
         case riscvconsole.devices.gcd.PeripheryGCDKey => Seq(
           riscvconsole.devices.gcd.GCDParams(0x10004000))
         //case sifive.blocks.devices.spi.PeripherySPIFlashKey => Seq(
         // sifive.blocks.devices.spi.SPIFlashParams(0x10003000, 0x20000000L))
```

### 2. Include external IOs (8/10) In artya7.scala

In the artya7.scala file:

RISCVConsole/hardware/riscvconsole/src/main/scala/fpga/artya7.scala

```
🔓 artya7.scala
                                          0 results ↑ ↓ 🔲 👆
           platform.gcd.foreach{ case gcd =>
             val switch = Wire(Vec(sw.length, Bool()))
             (sw zip switch).foreach { case (a, pin) =>
               pin := IOBUF(a)
             gcd.switch := switch.asUInt
             (led zip gcd.led.asBools).foreach { case (a, pin) =>
               IOBUF(a, pin)
```

There is **only one class** in the file, and at the end of that class, add these:

This is for the FPGA pin map.

### 2. Include external IOs (9/10) In artya7.scala

\*Note: instead of assigning in a group, you can do the assignment individually.

#### For inputs:


```
val switch = Wire(Vec(sw.length,Bool()))
(sw zip switch).foreach { case (a, pin) =>
 pin := IOBUF(a)
gcd.switch := switch.asUInt
                SAME
val switch = Wire(Vec(sw.length, Bool()))
switch(0) := IOBUF(sw(0))
switch(1) := IOBUF(sw(1))
switch(2) := IOBUF(sw(2))
switch(3) := IOBUF(sw(3))
gcd.switch := switch.asUInt
```

#### For outputs:


### 2. Include external IOs (10/10) Check the generated Verilog

Now, the \$ make default will generate a new Verilog sources.

You can check the **ArtyA7Top** top-module to make sure that the *external IOs* were connected correctly:







# Outline

- 1. Last lecture brief review
- 2. Include external IOs
- 3. Practice: adder-subtractor with switch control


### 3. Practice: adder-subtractor with switch control (1/1)

#### Exercise 1:

Remake the **adder** to **adder-subtractor**; using a <u>outside switch</u> to control the *add/sub* function:

#### Remake the Verilog file

- → remake the Scala wrapper
- → attach it to the system's PBus
- → regenerate the system
- → confirm the function in software







## THANK YOU