



「Course」 RISC-V Computer System Integration

「Lecture 3」 Rocket Computer System: Introduction and System Modification

Hoang Trong Thuc 2022/11





Outline

- 1. Introduction
- 2. System architecture
- 3. Git clone and prepare
- 4. Make the system
- 5. Program Arty-A7
- 6. Using IntelliJ IDEA-IC
- 7. Modifying system by Scala config
- 8. Practice: system modification





Outline

- 1. Introduction
- 2. System architecture
- 3. Git clone and prepare
- 4. Make the system
- 5. Program Arty-A7
- 6. Using IntelliJ IDEA-IC
- 7. Modifying system by Scala config
- 8. Practice: system modification

1. Introduction (1/4) Rocket core

Rocket core


Github: https://github.com/chipsalliance/rocket-chip

Document: https://chipyard.readthedocs.io/en/stable/Generators/Rocket-Chip.html

https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.pdf

Rocket is the most popular processor in RISC-V community.

Rocket is a 5-stage *in-of-order* processor. Its pipeline architecture:



README.md

PRocket Chip Generator 🚀





This repository contains the Rocket chip generator necessary to instantiate the RISC-V Rocket Core. For more information on Rocket Chip, please consult our technical report.

- Quick instructions for those who want to dive directly into the details without knowing exactly what's in the repository.
- What's in the Rocket chip generator repository?
- How should I use the Rocket chip generator?
 - Using the cycle-accurate Verilator simulation
 - Mapping a Rocket core down to an FPGA
 - Pushing a Rocket core through the VLSI tools
- How can I parameterize my Rocket chip?
- Debugging with GDB
- Building Rocket Chip with an IDE
- Contributors

1. Introduction (2/4) Chipyard

Chipyard library

Github: https://github.com/ucb-bar/chipyard

Document: https://chipyard.readthedocs.io/en/stable/

You can see that there are many processors ready for use.

We will use the Rocket core in here.



2. Simulation

3. Included RTL Generators

Development Tools
 VLSI Flow

6. Customization

7. Target Software

8. Advanced Concepts

10. Prototyping Flow

9. TileLink and Diplomacy Reference

* Welcome to Chipyard's documentation (version "1.8.1")!

C Edit on GitHub

Welcome to Chipyard's documentation (version "1.8.1")!



Chipyard is a framework for designing and evaluating full-system hardware using agile teams. It is composed of a collection of tools and libraries designed to provide an integration between open-source and commercial tools for the development of systems-on-chip. This work is supported by the NSF CCRI ENS Chipyard Award #201662.

• Important

New to Chipyard? Jump to the Initial Repository Setup page for setup instructions.

Getting Help

1.1.1. Generators

The Chipyard Framework currently consists of the following RTL generators:

1.1.1.1. Processor Cores

Rocket Core

An in-order RISC-V core. See Rocket Core for more information.

BOOM (Berkeley Out-of-Order Machine)

An out-of-order RISC-V core. See Berkeley Out-of-Order Machine (BOOM) for more information.

CVA6 Core

An in-order RISC-V core written in System Verilog. Previously called Ariane. See CVA6 Core for more information.

Ibex Core

An in-order 32 bit RISC-V core written in System Verilog. See Ibex Core for more information.

1. Introduction (3/4) Arty-A7 FPGA

Arty-A7 FPGA

• Link: https://digilent.com/reference/programmable-logic/arty-a7/start



We will use Arty-A7 FPGA for this course

- A Xilinx FPGA
- Relatively cheap
- License-free to build (*license is provided by Digilent, not Xilinx*)
- Convenient with PMOD headers (easy-to-use SD-card, Flash, etc.)
- Has two versions of FPGA: 35T and 100T (be careful, you have to check the FPGA version before compiling)


1. Introduction (4/4) FPGA-shells

FPGA-shells library

• Github:

https://github.com/sifive/fpga-shells

Common FPGA IPs can be found in here. We will use the Arty's memory IP in here.








Outline

- 1. Introduction
- 2. System architecture
- 3. Git clone and prepare
- 4. Make the system
- 5. Program Arty-A7
- 6. Using IntelliJ IDEA-IC
- 7. Modifying system by Scala config
- 8. Practice: system modification


2. System architecture (1/9) Processor

In this course, we will working with an example of Rocket computer system at here:


• Github: https://github.com/uec-hanken/RISCVConsole




2. System architecture (2/9) Memory




2. System architecture (3/9) UART




2. System architecture (4/9) SD-card




2. System architecture (5/9) GPIO




2. System architecture (6/9) Interrupt




2. System architecture (7/9) SPI



2. System architecture (8/9) Boot ROM



2. System architecture (9/9) Debug module








Outline

- 1. Introduction
- 2. System architecture
- 3. Git clone and prepare
- 4. Make the system
- 5. Program Arty-A7
- 6. Using IntelliJ IDEA-IC
- 7. Modifying system by Scala config
- 8. Practice: system modification

3. Git clone and prepare (1/4) \$ git clone and folder structure

To clone the project: \$\\$ git clone https://github.com/uec-hanken/RISCVConsole.git \$\\$ cd RISCVConsole/

\$./update.sh



19

3. Git clone and prepare (2/4) Prepare for Arty-A7-35T

If you use the Arty-A7-100T version, please skip the next two steps. If you use the Arty-A7-35T version, please do the following:

\$ vi hardware/fpga-shells/xilinx/arty_a7_100/tcl/board.tcl

Change from here:

```
# See LICENSE for license details.
set name {arty-a7-100}
set part_fpga {xc7a100ticsg324-1L}
set part_board {digilentinc.com:arty-a7-100:part0:1.0}
set bootrom_inst {rom}
```

(type i to write and esc to release)

To here:

```
# See LICENSE for license details.
set name {arty-a7-100}
set part_fpga {xc7a35ticsg324-1L}
set part_board {digilentinc.com:arty-a7-35:part0:1.0}
set bootrom_inst {rom}
```

(type: wq to save and exit)

3. Git clone and prepare (3/4) Prepare for Arty-A7-35T

```
$ vi hardware/fpga-
shells/src/main/scala/ip/xilinx/arty100tmig/arty100tmig.scala
```

Change from here:

(type i to write and esc to release)

To here:

(type: wq to save and exit)

3. Git clone and prepare (4/4) Prepare Arty-A7 license

Arty-A7 license is free. You can download and install the Arty-A7 license to Vivado.

Download the link from the Digilent website.

Guide to install the license:


https://digilent.com/reference/programmable-logic/guides/installing-vivado-and-vitis

Install Digilent's Board Files

Digilent provides board files for each FPGA development board. These files make it easy to select the correct part when creating a new project and allow for automated configuration of several complicated components (including the Zynq Processing System and Memory Interface Generator) used in many designs.

The board files will be copied into your version of Vivado's installation directory. At the end of this section, an alternate method of installation is presented, which users familiar with git may find more convenient.

Download the most recen Master Branch ZIP Archive of Digilent's vivado-boards Github repository and extract it.



- 1. Extract the ZIP file
- 2. Copy all the content in new/board files
- 3. Paste them to
 Xilinx/Vivado/2022.1
 /data/boards/board_f
 iles/






Outline

- 1. Introduction
- 2. System architecture
- 3. Git clone and prepare
- 4. Make the system
- 5. Program Arty-A7
- 6. Using IntelliJ IDEA-IC
- 7. Modifying system by Scala config
- 8. Practice: system modification

4. Make the system (1/9) Makefile in fpga folder



endif

4. Make the system (2/9) Equivalent in Scala config

```
Makefile \longrightarrow SBT (.scala) \longrightarrow FIRRTL (.fir) \longrightarrow FPGA (.v) \longrightarrow FPGA (.bit)
```

```
At RISCVConsole/hardware/riscvconsole/src/
main/scala/riscvconsole/RVCConfig.scala:
   class ArtyA7Config (Atomic Config(
     new WithArtyA7MIGMem ++
      new RVCPeripheralsConfig(gpio = 8) ++
      new SetFrequency( freq = 500000000) ++
      new RemoveDebugClockGating ++
      new freechips.rocketchip.subsystem.WithRV32 ++
      new freechips.rocketchip.subsystem.WithTimebase( hertz = 1000000) ++
      new freechips.rocketchip.subsystem.WithNBreakpoints( hwbp = 1) ++
      new freechips.rocketchip.subsystem.WithJtagDTM ++
      new freechips.rocketchip.subsystem.WithNoMemPort ++
      new freechips.rocketchip.subsystem.WithNoMMIOPort ++
      new freechips.rocketchip.subsystem.WithNoSlavePort ++
      new freechips.rocketchip.subsystem.WithDontDriveBusClocksFromSBus ++
      new freechips.rocketchip.subsystem.WithNExtTopInterrupts( nextInts = 0) ++ //
      new freechips.rocketchip.subsystem.WithoutFPU() ++
      new freechips.rocketchip.subsystem.WithNMedCores(1) ++
      new freechips.rocketchip.subsystem.WithCoherentBusTopology ++ // Hierarchi
      new freechips.rocketchip.system.BaseConfig)
```

```
At RISCVConsole/variables.mk:
   # For the RISCV console (in ArtyA7)
   ifeq ($(SUB_PROJECT),ArtyA7)
                            ?= riscvconsole
           SBT PROJECT
           MODEL
                            ?= ArtyA7Top
                            ?= ArtyA7Top
          VLOG MODEL
          HODEL PACKAGE
                            ?= riscvconsole.fpga
                           ?- ArtyA7Config
           CONFIG
                            ?= riscvconsole.system
           CONFIG PACKAGE
           GENERATOR PACKAGE ?= riscvconsole
                            ?= TestDriver
           TB
          TOP
                            ?= RVCSystem
   endif
```

4. Make the system (3/9) Scala structure



FPGA Shell folder

GPIO Pins

UART Pins

SPI Pins

I2C Pins

DDR Ports

SDRAM Ports

CODEC Ports

JTAG Pins

Other Ports

FPGA folder

RVC. System

- General Purpose IO
- UART
- SPI Flash
- I2C
- SDRAM/DDR
- TL Serial (For simulations)
- FFT/CODEC
- Any additional peripherals

RVC. Subsystem

- TileLink Buses
- Debug Module
- Boot ROM
- Core Local Interrupts
- Platform Level Interrupt Controller
- Coreplex
 - Rocket
 - o BOOM

4. Make the system (4/9) \$ make default

Makefile \longrightarrow SBT (.scala) \longrightarrow FIRRTL (.fir) \longrightarrow FPGA (.v) \longrightarrow FPGA (.bit)

Now, to make the system, from the <u>RISCVConsole</u>, go to the Arty build folder:

\$ cd fpga/ArtyA7100T/

Export the RISC-V toolchain to the **PATH**:

\$ export RISCV=/opt/riscv

\$ export PATH=\$RISCV/bin/:\$PATH

Export Vivado to the **PATH**:

\$ export PATH=/opt/Xilinx/Vivado/2022.1/bin/:\$PATH

For the compilation:

\$ make default

This will compile Scala to Verilog (also compile the boot ROM C/C++ sources)

make[1]: Leaving directory '/home/thuc/RISCVConsole/software/sdboot'
python2 /home/thuc/RISCVConsole/hardware/vlsi_rom_gen_fpga /home/thuc/RISCVConsole/fpga/ArtyA7100T/generated-src/riscvconsole.f
pga.ArtyA7Top.ArtyA7Config/riscvconsole.fpga.ArtyA7Top.ArtyA7Config.rom.conf /home/thuc/RISCVConsole/fpga/ArtyA7100T/generatedsrc/riscvconsole.fpga.ArtyA7Top.ArtyA7Config/sdboot.hex > /home/thuc/RISCVConsole/fpga/ArtyA7100T/generated-src/riscvconsole.fp
ga.ArtyA7Top.ArtyA7Config/riscvconsole.fpga.ArtyA7Top.ArtyA7Config.rom.v
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T\$

4. Make the system (5/9) \$ make default



After \$ make default, the generated-src folder is created:

```
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$ ls
ArtyA7.shell.vivado.tcl ArtyA7.shell.xdc generated-src Makefile
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$
```

Inside the **generated-src** folder, there are many files:

Verilog files, FIRRTL files, temporary Java files, boot ROM files, device tree, etc.

```
RISCVConsole/fpga/ArtyA7100T$ ls generated-src/riscvconsole.fpga.ArtyA7Top.ArtyA7Config/
ArtyA7Top.anno.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.harness.anno.json
bootrom.rv32.img
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.harness.fir
bootrom.rv64.img
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.harness.mems.conf
EICG wrapper.v
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.harness.mems.v
rirrti black box resource files.harness.f
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.harness.v
firrtl black box resource files.top.f
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.json
plusarg reader.v
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.mem.axi4.json
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x0.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.memmap.json
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x0.1.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.pll.vivado.tcl
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x10000000.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.plusArgs
riscvconsole.fpga.ArtyA7Top.ArtyA7Confiq.0x10001000.0.regmap.json
                                                                   riscvconsole.fpga.ArtvA7Top.ArtvA7Config.rom.conf
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x10002000.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.rom.v
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x10003000.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.tl clock.h
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x2000000.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.top.anno.json
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x40.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.top.fir
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0xc000000.0.regmap.json
                                                                   riscyconsole.fpga.ArtvA7Top.ArtvA7Config.top.mems.conf
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.anno.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.top.mems.v
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.arty100tmig.vivado.tcl
                                                                   riscvconsole.fpga.ArtvA7Top.ArtvA7Config.top.v
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.core.config
                                                                   sdboot.bin
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.d
                                                                   sdboot.bin.dump
riscyconsole.fpga.ArtyA7Top.ArtyA7Config.dromajo params.h
                                                                   sdboot.bin.rv32.dump
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.dtb
                                                                   sdboot.elf
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.dts
                                                                   sdboot.hex
riscvconsole.rpga.artya/lop.artya/contig.tir
                                                                   sim files.f
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.graphml
                                                                   top and harness.common.f
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$
```

Some important files

4. Make the system (6/9) Verilog files



```
odule RVCSystem(
              clock,
input
input
              reset,
              ndreset,
output
input
              jtag_TRSTn,
input
              jtag_TCK,
input
              jtag_TMS,
input
              jtag_TDI,
output
              jtag_TDO_data,
output
              jtag TDO driven,
input
              gpio_0_pins_0_i_ival,
input
              gpio 0 pins 0 i po,
output
              gpio 0 pins 0 o oval,
output
              gpio 0 pins 0 o oe,
output
              gpio_0_pins_0_o_ie,
output
              gpio 0 pins 0 o pue,
              gpio_0_pins_0_o_ds,
output
              gpio_0_pins_0_o_ps,
output
output
              gpio 0 pins 0 o ds1,
output
              gpio 0 pins 0 o poe,
input
              gpio_0_pins_1_i_ival,
input
              gpio_0_pins_1_i_po,
              gpio_0_pins_1_o_oval,
output
output
              gpio_0_pins_1_o_oe,
output
              gpio_0_pins_1_o_ie,
              gpio_0_pins_1_o_pue,
output
output
              gpio_0_pins_1_o_ds,
output
              gpio 0 pins 1 o ps,
output
              gpio 0 pins 1 o ds1,
output
              gpio 0 pins 1 o poe,
input
              gpio 0 pins 2 i ival,
input
              gpio 0 pins 2 i po,
output
              gpio 0 pins 2 o oval,
output
              gpio_0_pins_2_o_oe,
output
              gpio 0 pins 2 o ie,
output
              gpio_0_pins_2_o_pue,
output
              gpio_0_pins_2_o_ds,
output
              gpio_0_pins_2_o_ps,
output
              gpio_0_pins_2_o_ds1,
output
              gpio_0_pins_2_o_poe,
input
              qpio 0 pins 3 i ival
```

Top file:

riscvconsole.fpga.ArtyA7 Top.ArtyA7Config.top.v

> File that contains all the memories used in the system:

riscvconsole.fpga
.ArtyA7Top.ArtyA7
Config.top.mems.v

```
odule data_arrays_0_ext(
 input [9:0] RWO addr,
               RWO clk,
 input
 input
       [31:0] RWO wdata,
 output [31:0] RWO rdata,
 input
               RW0_en,
               RW0 wmode,
 input
       [3:0]
              RW0 wmask
 input
 wire [9:0] mem 0 0 RWO addr;
      mem 0 0 RW0 clk;
 wire [7:0] mem_0_0_RW0_wdata;
 wire [7:0] mem_0_0_RW0_rdata;
      mem 0 0 RW0 en;
      mem 0 0 RW0 wmode;
      mem 0 0 RW0 wmask;
     [9:0] mem_0_1_RW0_addr;
      mem 0 1 RWO clk;
 wire [7:0] mem 0 1 RWO wdata;
 wire [7:0] mem_0_1_RW0_rdata;
 wire mem 0 1 RWO en;
 wire mem 0 1 RWO wmode;
 wire mem_0_1_RW0_wmask;
 wire [9:0] mem 0 2 RWO addr;
 wire mem 0 2 RW0 clk;
 wire [7:0] mem 0 2 RWO wdata;
 wire [7:0] mem 0 2 RWO rdata;
 wire mem_0_2_RW0_en;
      mem 0 2 RW0 wmode;
 wire
 wire mem 0 2 RWO wmask;
 wire [9:0] mem_0_3_RW0_addr;
      mem 0 3 RW0 clk;
 wire [7:0] mem_0_3_RW0_wdata;
 wire [7:0] mem 0 3 RWO rdata;
      mem 0 3 RWO en;
      mem 0 3 RW0 wmode;
 wire mem 0 3 RWO wmask;
```

4. Make the system (7/9) Verilog files



Boot ROM file:

riscvconsole.fpga.ArtyA7Top. ArtyA7Config.rom.v

```
This file created by /home/thuc/RISCVConsole/hardware/vlsi_rom_gen_fpga
odule MyBootROM(
input clock.
input oe,
input me,
input [11:0] address,
output [31:0] q
reg [31:0] out;
reg [31:0] rom [0:4095];
initial begin: init and load
  // 256 is the maximum length of $readmemh filename supported by Verilator
  reg [255*8-1:0] path;
ifdef RANDOMIZE
 `ifdef RANDOMIZE MEM INIT
  for (i = 0; i < 4096; i = i + 1) begin
    rom[i] = {1{$random}};
  end
 endif
  $readmemh("/home/thuc/RISCVConsole/fpga/ArtyA7100T/generated-src/riscvconso
end
always @(posedge clock) begin
  if (me) begin
    out <= rom[address];</pre>
  end
end
assign q = oe ? out : 32'bZ;
```

Other Verilog files:

- EICG wrapper.v
- plusarg reader.v

```
module EICG_wrapper(
  output out,
  input en,
  input test_en,
  input in
);

reg en_latched /*verilator clock_enable*/;

always @(*) begin
  if (!in) begin
  en_latched = en || test_en;
  end
  end

assign out = en_latched && in;

endmodule
```

```
// See LICENSE.SiFive for license details.

//VCS coverage exclude_file

// No default parameter values are intended, nor does IEEE 1
// but Incisive demands them. These default values should not module plusarg_reader #(
    parameter FORMAT="borked=%d",
    parameter WIDTH=1,
    parameter [WIDTH-1:0] DEFAULT=0
) (
    output [WIDTH-1:0] out
);

'ifdef SYNTHESIS
assign out = DEFAULT;
'else
reg [WIDTH-1:0] myplus;
assign out = myplus;
initial begin
    if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT;
end
'endif
endmodule
```

4. Make the system (8/9) Device tree file



Device tree file:

(needed for software)

riscvconsole.fpga.ArtyA7Top.
ArtyA7Config.dts

Its binary version:

riscvconsole.fpga.ArtyA7Top. ArtyA7Config.dtb

```
/dts-v1/;
       #address-cells = <1>;
       #size-cells = <1>;
       compatible = "freechips,rocketchip-unknown-dev";
       model = "freechips,rocketchip-unknown";
       L26: aliases {
               serial0 = \&L12;
       L21: chosen {
               bootargs = "console=hvc0 earlycon=sbi";
       };
L25: cpus {
                #address-cells = <1>;
               #size-cells = <0>:
               timebase-frequency = <1000000>;
               L6: cpu@0 {
                        clock-frequency = <0>;
                        compatible = "sifive,rocket0", "riscv";
                        d-cache-block-size = <64>;
                        d-cache-sets = <64>;
                        d-cache-size = <4096>;
                        d-tlb-sets = <1>;
                        d-tlb-size = <4>;
                        device type = "cpu";
                        hardware-exec-breakpoint-count = <1>;
                        i-cache-block-size = <64>;
                        i-cache-sets = <64>;
                        i-cache-size = <4096>;
                        i-tlb-sets = <1>;
                        i-tlb-size = <4>;
                        mmu-type = "riscv,sv32";
                        next-level-cache = <&L16>;
                        reg = <0x0>;
                        riscv,isa = "rv32imac";
                        riscv,pmpgranularity = <4>;
                        riscv,pmpregions = <8>;
                        status = "okay";
                        timebase-frequency = <1000000>;
                        tlb-split;
                        L4: interrupt-controller {
                                #interrupt-cells = <1>;
                                compatible = "riscv,cpu-intc";
                                interrupt-controller;
                       };
```

4. Make the system (9/9) \$ make bit



The \$ make default is just for generating Verilog.

Now, to compile the FPGA:

```
$ make bit
```

This will compile Verilog to .bit file for programming the FPGA

After \$ make bit, you can find the .bit file for programming the FPGA in: generated-src/riscvconsole.fpga.ArtyA7Top.ArtyA7Config/obj/

```
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$ ls generated-src/riscvconsole.fpga.ArtyA7Top.ArtyA7Config/obj/
ArtyA7Top.bit ArtyA7Top.sdf ArtyA7Top.v ip post_opt.dcp post_place.dcp post_route.dcp post_synth.dcp report
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$
```

*Note: if the \$ make bit has an error related to timing, it is fine as long as the .bit file was generated.

```
Failed to meet timing by -3.555, see /home/thuc/RISCVConsole/fpga/ArtyA7100T/gnfig/obj/report/timing.txt
INFO: [Common 17-206] Exiting Vivado at Mon Oct 24 13:20:30 2022...
make: *** [/home/thuc/RISCVConsole/fpga/xilinx.mk:33: /home/thuc/RISCVConsole/rtyA7Top.ArtyA7Config/obj/ArtyA7Top.bit] Error 1
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$
```





Outline

- 1. Introduction
- 2. System architecture
- 3. Git clone and prepare
- 4. Make the system
- 5. Program Arty-A7
- 6. Using IntelliJ IDEA-IC
- 7. Modifying system by Scala config
- 8. Practice: system modification

5. Program Arty-A7 (1/10) Prepare SD-card

Before programming the Arty-A7 FPGA board, you must prepare the software on the SD card.

First, you'll need the **gptfdisk** tool to format the SD card. If you don't have it already, do the following to install it:

```
From your <a href="https://github.com/tmagik/gptfdisk.git">home</a> folder:

$ git clone https://github.com/tmagik/gptfdisk.git
$ cd gptfdisk/
```

Put the SD-card to your PC, then:

\$ make -j`nproc`

```
Go to gptfdisk folder:

$ cd gptfdisk/
$ sudo ./gdisk /dev/sd?

The ? points to the SD card. For example: /dev/sdb
```

5. Program Arty-A7 (2/10) Prepare SD-card

Some commands to use while in the **gptfdisk** tool:

```
print partitions information
delete partition
n : create new partition
w : write partition
q : exit gptfdisk
```

You'll need to format the SD card to look like this:

```
Number Start (sector) End (sector) Size Code Name
1 2048 3071 512.0 KiB 5202 SiFive bare-metal (...
```

5. Program Arty-A7 (3/10) Prepare SD-card

Example commands:

```
$ sudo ./gdisk /dev/sdb
$ d
$ n
$ (Enter)
$ +1024
$ 5202
$ p
$ w
$ y
```

```
thuc@thuc-Ubuntu:~/temp/gptfdisk$ sudo ./gdisk /dev/sdd
GPT fdisk (qdisk) version 1.0.4
Partition table scan:
  MBR: protective
  BSD: not present
  APM: not present
  GPT: present
Found valid GPT with protective MBR; using GPT.
Command (? for help): d
Using 1
Command (? for help): n
Partition number (1-128, default 1):
First sector (34-7634910, default = 2048) or {+-}size{KMGTP}:
Last sector (2048-7634910, default = 7634910) or {+-}size{KMGTP}: +1024
Current type is 'Linux filesystem'
Hex code or GUID (L to show codes, Enter = 8300): 5202
Changed type of partition to 'SiFive bare-metal (or stage 2 loader)'
Command (? for help): p
Disk /dev/sdd: 7634944 sectors, 3.6 GiB
Model: Multi-Card
Sector size (logical/physical): 512/512 bytes
Disk identifier (GUID): 84456646-2BE9-4A01-8532-37164C9AF21A
Partition table holds up to 128 entries
Main partition table begins at sector 2 and ends at sector 33
First usable sector is 34, last usable sector is 7634910
Partitions will be aligned on 2048-sector boundaries
Total free space is 7633853 sectors (3.6 GiB)
Number Start (sector) End (sector) Size
                                                  Code Name
                               3071 512.0 KiB 5202 SiFive bare-metal (...
Command (? for help): w
Final checks complete. About to write GPT data. THIS WILL OVERWRITE EXISTING
PARTITIONS!!
Do you want to proceed? (Y/N): y
OK; writing new GUID partition table (GPT) to /dev/sdd.
Warning: The kernel is still using the old partition table.
The new table will be used at the next reboot or after you
run partprobe(8) or kpartx(8)
The operation has completed successfully.
thuc@thuc-Ubuntu:~/temp/gptfdisk$
```

5. Program Arty-A7 (4/10) Prepare software

Now, prepare the after-boot software:

```
From your RISCVConsole folder:

$ cd RISCVConsole/
Go to:

$ cd software/RISCVConsoleCode/
Remember to have the RISC-V toolchain available in the PATH:

$ export PATH=/opt/riscv/bin/:$PATH
Finally, compile the software:

$ make bin
```

Terminal after \$ make bin:

```
ibfdt/fdt_check.o -lgcc -lm -lgcc -lc
riscv64-unknown-elf-objcopy -0 binary /home/thuc/RISCVConsole/software/RISCVConsoleCode/bui
ld/out.elf /home/thuc/RISCVConsole/software/RISCVConsoleCode/build/out.bin
riscv64-unknown-elf-objdump -d /home/thuc/RISCVConsole/software/RISCVConsoleCode/build/out.
elf > /home/thuc/RISCVConsole/software/RISCVConsoleCode/build/out.bin.dump
thuc@thuc-Ubuntu:~/RISCVConsole/software/RISCVConsoleCode$
```

After \$ make bin, the compiled software are under the build folder:

```
thuc@thuc-Ubuntu:~/RISCVConsole/software/RISCVConsoleCode$ ls build/
out.bin out.bin.dump out.elf version.c version.o
thuc@thuc-Ubuntu:~/RISCVConsole/software/RISCVConsoleCode$
```

5. Program Arty-A7 (5/10) Prepare software

Now, to write the compiled software to the SD card:

From your <u>RISCVConsole/software/RISCVConsoleCode</u> folder:

\$ sudo dd if=./build/out.bin of=/dev/sd?1 conv=fsync bs=4096

Again, the ? points to the SD card.


For example: \$ sudo dd if=./build/out.bin of=/dev/sdb1 conv=fsync bs=4096

After \$ sudo dd:

```
thuc@thuc-Ubuntu:~/RISCVConsole/software/RISCVConsoleCode$ sudo dd if=./build/out.bin of=/dev/sdd1 conv=fsync bs=4096
[sudo] password for thuc:
5+1 records in
5+1 records out
21912 bytes (22 kB, 21 KiB) copied, 0.00501173 s, 4.4 MB/s
thuc@thuc-Ubuntu:~/RISCVConsole/software/RISCVConsoleCode$
```

Now, remove the SD card from your PC.
Put it in the PMOD-SD-card and connect to the Arty-A7.


Like this:




Remember to connect the microUSB-to-USB to your PC.

5. Program Arty-A7 (6/10) Program the Arty-A7

To program the board, open Vivado:





Open hardware manager:



5. Program Arty-A7 (7/10) Program the Arty-A7


Open target → Auto connect :





5. Program Arty-A7 (8/10) Program the Arty-A7

Right-click on the $xc7a100t(1) \rightarrow Program device...$




5. Program Arty-A7 (9/10) Program the Arty-A7

Browse to the **ArtyA7Top.bit** under

RISCVConsole/fpga/ArtyA7100T/generated-

src/riscvconsole.fpga.ArtyA7Top.ArtyA7Config/obj folder




5. Program Arty-A7 (10/10) UART terminal

To open the UART terminal:

```
$ sudo minicom -b 115200 -D /dev/ttyUSB?

Where ? points to the Arty-A7 microUSB connection.

For example: $ sudo minicom -b 115200 -D /dev/ttyUSB1
```



Printing in the UART terminal:

```
INIT
CMD0
CMD8
ACMD41
CMD58
CMD16
  80078200 <- 00000782kB / 00000800kB
                                      BOOTING RATONA:
RATONA Demo:
                   2022-10-24-15:30:44-1a8c631
Got TL CLK: 50000000
Got NUM CORES: 1
Got TIMEBASE: 1000000
Welcome! Hello world!
```





Outline

- 1. Introduction
- 2. System architecture
- 3. Git clone and prepare
- 4. Make the system
- 5. Program Arty-A7
- 6. Using IntelliJ IDEA-IC
- 7. Modifying system by Scala config
- 8. Practice: system modification

6. Using IntelliJ IDEA-IC (1/3) Download and install


To write/modify Scala sources efficiently, we need an IDE (Integrated Development Environment) tool.

- - SBT is the compiler for Scala IntelliJ IDEA-IC is the GUI for SBT
 - \rightarrow **IntelliJ IDEA-IC** for *Scala* is like <u>Visual Studio</u> for C++



Version: 2022.2.3 Build: 222,4345,14 5 October 2022 Release notes >

Download Intelly IDEA




To install **IntelliJ IDEA-IC**, just follow their website:

https://www.jetbrains.com/idea/


They have a free version: Community

The first time it opens, remember to install the Scala plugin.




6. Using IntelliJ IDEA-IC (2/3) Import project

To import existing project, *Open*:




Choose the project to import:



It could take a while for the importing to finish.


6. Using IntelliJ IDEA-IC (3/3) Import project



Now all the variables are properly linked.

You can:

- Find usages
- Go to



When it finishes.





Outline

- 1. Introduction
- 2. System architecture
- 3. Git clone and prepare
- 4. Make the system
- 5. Program Arty-A7
- 6. Using IntelliJ IDEA-IC
- 7. Modifying system by Scala config
- 8. Practice: system modification

7. Modifying system by Scala config (1/10) Peripheral

At RISCVConsole/hardware/riscvconsole/src/main/scala/riscvconsole/RVCConfig.scala:

```
class ArtyA7Config extends Config(
                                                                  class RVCPeripheralsConfig(gpio: Int = 14) extends Config((site, here, up) => {
  new WithArtyA7MIGMem ++
                                                                    case sifive.blocks.devices.uart.PeripheryUARTKey => Seq(
                                                                      sifive.blocks.devices.uart.UARTParams(0x10000000))
    new RVCPeripheralsConfig(gpio = 8) ++
                                                                    case sifive.blocks.devices.gpio.PeripheryGPIOKey => Seq(
    new SetFrequency( freq = 50000000) ++
                                                                      sifive.blocks.devices.gpio.GPIOParams(0x10001000, gpio))
    new RemoveDebugClockGating ++
                                                                    case sifive.blocks.devices.spi.PeripherySPIKey => Seq(
    new freechips.rocketchip.subsystem.WithRV32 ++
                                                                      sifive.blocks.devices.spi.SPIParams(0x10002000))
    new freechips.rocketchip.subsystem.WithTimebase( he
                                                                    case sifive.blocks.devices.i2c.PeripheryI2CKey => Seq(
    new freechips.rocketchip.subsystem.WithNBreakpoints
                                                                    sifive.blocks.devices.i2c.I2CParams(0x10003000))
                                                                    //case sifive.blocks.devices.spi.PeripherySPIFlashKey => Seq(
    new freechips.rocketchip.subsystem.WithJtagDTM ++
                                                                       sifive.blocks.devices.spi.SPIFlashParams(0x10003000, 0x20000000L))
    new freechips.rocketchip.subsystem.WithNoMemPort +
                                                                    case MaskROMLocated(InSubsystem) => Seq(
    new freechips.rocketchip.subsystem.WithNoMMIOPort
                                                                      freechips.rocketchip.devices.tilelink.MaskROMParams(0x20000000L, "MyBootROM", 4096))
    new freechips.rocketchip.subsystem.WithNoSlavePort
                                                                    case SDRAMKey => Seq()
    new freechips.rocketchip.subsystem.WithDontDriveBus
                                                                    case SRAMKey => Seq()
                                                                    //case freechips.rocketchip.subsystem.PeripheryMaskROMKey => Seq()
                                                                    case SubsystemDriveAsyncClockGroupsKey => None
    new freechips.rocketchip.subsystem.WithNExtTopInter
    new freechips.rocketchip.subsystem.WithoutFPU() ++
    new freechips.rocketchip.subsystem.WithNMedCores(1) ++
                                                                                     Generated Address Map
                                                                     // Hierarch:
                                                                                                                       debug-controller@0
                                                                                                            1000 ARWX
    new freechips.rocketchip.subsystem.WithCoherentBusTopology ++
                                                                                                                       error-device@3000
                                                                                                 3000 -
                                                                                                            4000 ARWX
                                                                                                                       clint@2000000
                                                                                              2000000
                                                                                                         2010000 ARW
UART, GPIO, SPI and I2C added
                                                                                                                       interrupt-controller@c000000
                                                                                                        10000000 ARW
                                                                                                                       serial@10000000
                                                                                             10000000 -
                                                                                                        10001000 ARW
(Debug, CLINT, PLIC, error devices and
                                                                                                                       qpio@10001000
                                                                                                      - 10002000 ARW
                                                                                                                       spi@10002000
                                                                                                        10003000 ARW
ROM are mandatory for the system)
                                                                                                                       i2c@10003000
                                                                                                                       rom@20000000
                                                                                                        20004000
                                                                                                                  RWXC memory@80000000
```

7. Modifying system by Scala config (2/10) Peripheral

At RISCVConsole/hardware/riscvconsole/src/main/scala/riscvconsole/RVCConfig.scala:

For example: remove I2C from the system.

```
class RVCPeripheralsConfig(gpio: Int = 14) extends Config((site, here, up) => {
 case sifive.blocks.devices.uart.PeripheryUARTKey => Seq(
    sifive.blocks.devices.uart.UARTParams(0x10000000))
 case sifive.blocks.devices.gpio.PeripheryGPIOKey => Seq(
   sifive.blocks.devices.gpio.GPIOParams(0x10001000, gpio))
  case sifive.blocks.devices.spi.PeripherySPIKey => Seq(
   sifive.blocks.devices.spi.SPIParams(0x10002000))
 case sifive.blocks.devices.i2c.PeripheryI2CKey => Seq(
   sifive.blocks.devices.i2c.I2CParams(0x10003000))
 //case sitive.plocks.devices.spi.reripnerysrirlasnkey => Seq(
  // sifive.blocks.devices.spi.SPIFlashParams(0x10003000, 0x20000000L))
  case MaskROMLocated(InSubsystem) => Seq(
   freechips.rocketchip.devices.tilelink.MaskROMParams(0x20000000L, "MyBootROM", 4096))
 case SDRAMKey => Seq()
  case SRAMKey => Seq()
 case SubsystemDriveAsyncClockGroupsKey => None
```

```
Generated Address Map
                                  debug-controller@0
                       1000 ARWX
            3000 -
                                  error-device@3000
                       4000 ARWX
                                  clint@2000000
         2000000 -
                    2010000 ARW
                                  interrupt-controller@c000000
         c0000000 -
                   10000000 ARW
                                  serial@10000000
        10000000 - 10001000 ARW
                                  qpio@10001000
        10001000 - 10002000 ARW
                                  spi@10002000
        10002000 - 10003000 ARW
                                  i2c@10003000
        10003000 - 10004000 ARW
                                  rom@20000000
        20000000 - 20004000 R X
       80000000 - 84000000
                            RWXC memory@80000000
```

```
class RVCPeripheralsConfig(gpio: Int = 14) extends Config((site, here, up) => {
    case sifive.blocks.devices.uart.PeripheryUARTKey => Seq(
        sifive.blocks.devices.uart.UARTParams(0x100000000))
    case sifive.blocks.devices.gpio.PeripheryGPIOKey => Seq(
        sifive.blocks.devices.gpio.PeripherySPIKey => Seq(
        sifive.blocks.devices.spi.PeripherySPIKey => Seq(
        sifive.blocks.devices.spi.PeripherySPIKey => Seq(
        sifive.blocks.devices.spi.PeripheryI2CKey => Seq()
        //case sifive.blocks.devices.i2c.PeripheryI2CKey => Seq()
        // sifive.blocks.devices.spi.PeripherySPIFlashKey => Seq(
        // sifive.blocks.devices.spi.SPIFlashParams(0x10003000, 0x200000000L))
    case MaskROMLocated(InSubsystem) => Seq(
        freechips.rocketchip.devices.tilelink.MaskROMParams(0x20000000L, "MyBootROM", 4096))
    case SDRAMKey => Seq()
    //case freechips.rocketchip.subsystem.PeripheryMaskROMKey => Seq()
    case SubsystemDriveAsyncClockGroupsKey => None
}
```

```
Generated Address Map
                                  debug-controller@0
                       1000 ARWX
                                  error-device@3000
            3000 -
                       4000 ARWX
                                  clint@2000000
        2000000 -
                   2010000 ARW
                                  interrupt-controller@c000000
                  10000000 ARW
        c000000 -
       10000000 - 10001000 ARW
                                  serial@10000000
       10001000 -
                  10002000 ARW
                                  qpio@10001000
       10002000
                  10003000 ARW
                                  spi@10002000
       20000000
                  20004000
                                  rom@20000000
                             RWXC memory@80000000
```

7. Modifying system by Scala config (3/10) Processor

At RISCVConsole/hardware/riscvconsole/src/main/scala/riscvconsole/RVCConfig.scala:

```
class ArtyA7Config extends Config(
  new WithArtyA7MIGMem ++
    new RVCPeripheralsConfig( gpio = 8) ++
    new SetFrequency( freq = 50000000) ++
    new RemoveDebugClockGating ++
    new freechips.rocketchip.subsystem.WithRV32 ++
    new freechips.rocketchip.subsystem.WithTimebase( hertz = 1000000) ++
    new freechips.rocketchip.subsystem.WithNBreakpoints( hwbp = 1) ++
    new freechips.rocketchip.subsystem.WithJtagDTM ++
    new freechips.rocketchip.subsystem.WithNoMemPort ++
    new freechips.rocketchip.subsystem.WithNoMMIOPort ++
    new freechips.rocketchip.subsystem.WithNoSlavePort ++
    new freechips.rocketchip.subsystem.WithDontDriveBusClocksFromSBus /+
    new freechips.rocketchip.subsystem.WithNExtTopInterrupts( NEXT nts = 0) ++ //
    new freechips.rocketchip.subsystem.WithoutFPU() ++
    new freechips.rocketchip.subsystem.WithNMedCores(1) ++
    new freechips.rocketchip.subsystem.WithCoherentBusTopology ++ // Hierarchi
    new freechips.rocketchin cystem PassCanfia)
```

WithNMedCores(1) ++

- Supports VM
- Suitable for Linux booting

```
L23: cpus {
        #address-cells = <1>;
        #size-cells = <0>:
        timebase-frequency = <1000000>;
        L6: cpu@0 {
                clock-frequency = <0>;
                compatible = "sifive,rocket0", "riscv";
                d-cache-block-size = <64>;
                d-cache-sets = <64>:
                d-cache-size = <4096>;
                d-tlb-sets = <1>;
                d-tlb-size = <4>;
                device_type = "cpu";
                hardware-exec-breakpoint-count = <1>;
                i-cache-block-size = <64>;
                i-cache-sets = <64>;
                i-cache-size = <4096>:
                i-tlb-sets = <1>:
                i-tlb-size = <4>:
                mmu-type = "riscv.sv32":
                next-level-cache = <&L13>;
                req = <0x0>;
                riscv.isa = "rv32imac";
                riscv.pmpgranularity = <4>;
                riscv.pmpregions = <8>;
                status = "okay";
                timebase-frequency = <1000000>;
                tlb-split;
                L4: interrupt-controller {
                        #interrupt-cells = <1>;
                        compatible = "riscv,cpu-intc";
                        interrupt-controller:
               };
       };
```

7. Modifying system by Scala config (4/10) Processor

At RISCVConsole/hardware/riscvconsole/src/main/scala/riscvconsole/RVCConfig.scala:

```
class ArtyA7Config extends Config(
  new WithArtyA7MIGMem ++
   new RVCPeripheralsConfig(gpio = 8) ++
    new SetFrequency( freq = 500000000) ++
    new RemoveDebugClockGating ++
    new freechips.rocketchip.subsystem.WithRV32 ++
   new freechips.rocketchip.subsystem.WithTimebase( hertz = 1000000) ++
    new freechips.rocketchip.subsystem.WithNBreakpoints( hwbp = 1) ++
    new freechips.rocketchip.subsystem.WithJtagDTM ++
    new freechips.rocketchip.subsystem.WithNoMemPort ++
    new freechips.rocketchip.subsystem.WithNoMMIOPort ++
    new freechips.rocketchip.subsystem.WithNoSlavePort ++
    new freechips.rocketchip.subsystem.WithDontDriveBusClocksFromSBys ++
    new freechips.rocketchip.subsystem.WithNExtTopInterrupts( nExtints = 0) ++ //
    new freechips.rocketchip.subsystem.WithoutFPU() ++
   new freechips.rocketchip.subsystem.WithNSmallCores(1) ++
    new freechips.rocketchip.subsystem.WithCoherentBusTopology ++ // Hierarch
```

Change to: WithNSmallCores (1) ++

- Does not support VM
- Usually for Micontrollers

```
L24: cpus {
        #address-cells = <1>:
        #size-cells = <0>;
        timebase-frequency = <1000000>;
        L6: cpu@0 {
                clock-frequency = <0>;
                compatible = "sifive,rocket0", "riscv";
                d-cache-block-size = <64>;
                d-cache-sets = <64>;
                d-cache-size = <4096>;
                device type = "cpu";
                hardware-exec-breakpoint-count = <1>;
                i-cache-block-size = <64>:
                i-cache-sets = <64>;
                i-cache-size = <4096>;
                next-level-cache = < &L14>;
                reg = <0x0>;
                riscv,isa = "rv32imac";
                riscv.pmpgranularity = <4>;
                riscv.pmpregions = <8>:
                status = "okay";
                timebase-frequency = <1000000>;
                L4: interrupt-controller {
                        #interrupt-cells = <1>:
                        compatible = "riscv,cpu-intc";
                        interrupt-controller;
                };
        };
```

7. Modifying system by Scala config (5/10) Processor

At RISCVConsole/hardware/riscvconsole/src/main/scala/riscvconsole/RVCConfig.scala:

```
class ArtyA7Config extends Config(
 new WithArtyA7MIGMem ++
   new RVCPeripheralsConfig(gpio = 8) ++
   new SetFrequency( freq = 500000000) ++
   new RemoveDebugClockGating ++
   new freechips.rocketchip.subsystem.WithRV32 ++
    new freechips.rocketchip.subsystem.WithTimebase( hertz = 1000000) ++
    new freechips.rocketchip.subsystem.WithNBreakpoints( hwbp = 1) ++
   new freechips.rocketchip.subsystem.WithJtagDTM ++
    new freechips.rocketchip.subsystem.WithNoMemPort ++
                                                                    // no top-level
    new freechips.rocketchip.subsystem.WithNoMMIOPort ++
                                                                       o top-level
    new freechips.rocketchip.subsystem.WithNoSlavePort ++
    new freechips.rocketchip.subsystem.WithDontDriveBusClocksFromSBus ++
    new freechips.rocketchip.subsystem.WithNExtTopInterrupts( nExtInts = 0) ++ // no
   new freechips.rocketchip.subsystem.WithoutFPU() ++
   new freechips.rocketchip.subsystem.WithNMedCores(2) ++
   new freechips.rocketchip.subsystem.WithCoherentBusTopology ++ // Hierarchica
    new free
```

Change the number from (1) to (2) will increase the number of processors accordingly

```
L6: cpu@0 {
        clock-frequency = <0>;
        compatible = "sifive.rocket0", "riscv";
        d-cache-block-size = <64>;
        d-cache-sets = <64>;
        d-cache-size = <4096>;
        d-tlb-sets = <1>;
        d-tlb-size = <4>:
        device type = "cpu";
        hardware-exec-breakpoint-count = <1>;
        i-cache-block-size = <64>:
        i-cache-sets = <64>;
        i-cache-size = <4096>;
        i-tlb-sets = <1>:
        i-tlb-size = <4>:
        mmu-type = "riscv,sv32";
        next-level-cache = <&L19>;
        reg = <0x0>;
        riscv,isa = "rv32imac";
         riscv,pmpgranularity = <4>;
        riscv,pmpregions = <8>;
        status = "okay";
         timebase-frequency = <1000000>;
         tlb-split;
        L4: interrupt-controller {
                 #interrupt-cells = <1>;
                 compatible = "riscv,cpu-intc";
                 interrupt-controller;
        };
};
L9: cpu@1 {
        clock-frequency = <0>;
         compatible = "sifive,rocket0", "riscv";
        d-cache-block-size = <64>;
        d-cache-sets = <64>:
        d-cache-size = <4096>;
        d-tlb-sets = <1>:
        d-tlb-size = <4>:
        device type = "cpu";
        hardware-exec-breakpoint-count = <1>;
```

7. Modifying system by Scala config (6/10) Addressing

At RISCVConsole/hardware/riscvconsole/src/main/scala/riscvconsole/RVCConfig.scala:

```
class ArtyA7Config extends Config(
 new WithArtyA7MIGMem ++
   new RVCPeripheralsConfig(gpio = 8) ++
   new SetFrequency( freq = 50000000) ++
   new RemoveDebugClockGating ++
   new freechips.rocketchip.subsystem.WithTimebase( hertz = 1090000) ++
   new freechips.rocketchip.subsystem.WithNBreakpoints( hwbp = 1) +
   new freechips.rocketchip.subsystem.WithJtagDTM ++
   new freechips.rocketchip.subsystem.WithNoMemPort ++
   new freechips.rocketchip.subsystem.WithNoMMIOPort ++
   new freechips.rocketchip.subsystem.WithNoSlavePort ++
   new freechips.rocketchip.subsystem.WithDontDriveBusClocksFromSBus ++
   new freechips.rocketchip.subsystem.WithNExtTopInterrupts( nExtInts = 0) ++ // no
   new freechips.rocketchip.subsystem.WithoutFPU() ++
   new freechips.rocketchip.subsystem.WithNMedCores(1) ++
   new fre
           The system is 64-bit by default.
           So if you disable the WithRV32 ++ line,
           you'll get the 64-bit system back.
```


```
L25: cpus {
        #address-cells = <1>;
        #size-cells = <0>;
        timebase-frequency = <1000000>:
        L6: cpu@0 {
                clock-frequency = <0>;
                compatible = "sifive,rocket0", "riscv";
                d-cache-block-size = <64>:
                d-cache-sets = <64>;
                d-cache-size = <4096>;
                d-tlb-sets = <1>:
                d-tlb-size = <4>:
                device type = "cpu";
                hardware-exec-breakpoint-count = <1>;
                i-cache-block-size = <64>:
                i-cache-sets = <64>;
                i-cache-size = <4096>:
                i-tlb-sets = <1>:
                i-tlb-size = <4>:
                mmu-type = "riscv,sv39";
                next-level-cache = <&L16>;
                req = <0x0>;
               riscv,isa = "rv64imac";
                riscv,pmpgranularity = <4>;
                riscv.pmpregions = <8>;
                status = "okay";
                timebase-frequency = <1000000>;
                tlb-split;
                L4: interrupt-controller {
                        #interrupt-cells = <1>:
                        compatible = "riscv,cpu-intc";
                        interrupt-controller;
                };
        };
```

7. Modifying system by Scala config (7/10) FPU

 $At \ {\tt RISCVConsole/hardware/riscvconsole/src/main/scala/riscvconsole/RVCConfig.scala:}$

```
class ArtyA7Config extends Config(
 new WithArtyA7MIGMem ++
   new RVCPeripheralsConfig(gpio = 8) ++
   new SetFrequency( freq = 500000000) ++
   new RemoveDebugClockGating ++
   new freechips.rocketchip.subsystem.WithTimebase( hertz = 1000000)
   new freechips.rocketchip.subsystem.WithNBreakpoints( hwbp = 1) ++
   new freechips.rocketchip.subsystem.WithJtagDTM ++
   new freechips.rocketchip.subsystem.WithNoMemPort ++
   new freechips.rocketchip.subsystem.WithNoMMIOPort ++
   new freechips.rocketchip.subsystem.WithNoSlavePort ++
   new freechips.rocketchip.subsystem.WithDontDriveBusClocksFromSBus ++
                                                                Extints = 0) ++ // no
   new freechips.rocketchip.subsystem.WithNExtTopInterrupts()
   new freechips.rocketchip. bsystem. WithNMedCores(1) ++
   new freechips.rocketchip. ubsystem.WithCoherentBusTopology ++
                                                                    // Hierarchic
   new freechips.rocketchip.system.BaseConfig)
```

To bring back the FPU, first, disable the WithoutFPU() ++ line.



7. Modifying system by Scala config (8/10) FPU

```
RVCConfig.scala
                 Configs.scala
                                                                 RVCConfig.scala
                                                                                   Configs.scala
Q+ fpu
                      < ⊋ Cc W ※ 10 results ↑
                                                                                       × ⊋ Cc W * 9 results ↑ ↓ 🔲 🕇
                         STIE (COCHED COCKDA FESTI)
                                                                               nrnnunices - streingemenrnnunices)))
            icache = Some(ICacheParams(
                                                                              icache = Some(ICacheParams(
              rowBits = site(SystemBusKey).beatBits,
                                                                               rowBits = site(SystemBusKey).beatBits,
             hlaskovtas - sita(CashaDlaskovtas))))
                                                                               blockBytes))))
            Change from here:
                                                                                 To here:
                                          d = i + id0ffset)
                                                                                               big.copy(hartId = i + idOffset))
                                                                            List.
      1})
                                                                        11)
      class WithNMedCores(n: Int, overrideIdOffset: Option[Int]
                                                                        class WithNMedCores(n: Int, overrideIdOffset: Option[Int] =
        case RocketTilesKey => {
                                                                          case RocketTilesKey => {
          val prev = up(RocketTilesKey, site)
                                                                            val prev = up(RocketTilesKey, site)
          val idOffset = overrideIdOffset.getOrElse(prev.size)
                                                                            val idOffset = overrideIdOffset.getOrElse(prev.size)
          val med = RocketTileParams(
                                                                            val med = RocketTileParams(
           core = RocketCoreParams(fpu = None),
                                                                             core = RocketCoreParams(),
            btb = None,
                                                                             btb = None,
            dcache = Some(DCacheParams(
                                                                             dcache = Some(DCacheParams(
              rowBits = site(SystemBusKey).beatBits,
                                                                               rowBits = site(SystemBusKey).beatBits,
           mmu-type = "riscv.sv39";
                                                                       mmu-type = "riscv,sv39";
                                                                       next-level-cache = <&L16>;
           next-level-cache = <&L16>;
                                                                       req = <0x0>:
           req = <0x0>:
                                                                        riscy isa - "rv64imafdc";
           riscv,isa = "rv64imac";
                                                                       riscv,pmpgranularity = <4>;
           riscv, pmpgranularity = <4>;
                                                                       riscv,pmpregions = <8>;
           riscv,pmpregions = <8>;
                                                                       status = "okay";
           status = "okay";
                                                                       timebase-frequency = <1000000>;
           timebase-frequency = <1000000>:
```

7. Modifying system by Scala config (9/10) L1 caches

To reduce the L1 caches, for example, from the **Configs.scala** file:

```
class WithNMedCores(n: Int, overrideIdOffset: Option[Int] = None)
                                                                      case RocketTilesKey => {
 case RocketTilesKey => {
  val prev = up(RocketTilesKey, site)
                                                                        val prev = up(RocketTilesKey, site)
                                                                        To here:
  val idOff
                                         (prev.size)
                                                                                             IdOffset.getOrElse(prev.size)
            Change from here:
    core = RocketCoreParams(fpu = None),
                                                                          core = RocketCoreParams(fpu = None),
    btb = None,
                                                                          btb = None,
                                                                         dcache = Some(DCacheParams(
    dcache = Some(DCacheParams(
      rowBits = site(SystemBusKey).beatBits,
                                                                            rowBits = site(SystemBusKey).beatBits,
                                                                            nSets = 16,
      nWays = 1,
                                                                           nWays = 1,
      nTLBWays = 4,
                                                                           nTLBWays = 4,
      nMSHRs = 0.
                                                                           nMSHRs = 0,
                                                                            blockBytes = site(CacheBlockBytes))),
      blockBytes = site(CacheBlockBytes))),
    icache = Some(ICacheParams(
                                                                          icache = Some(ICacheParams(
      rowBits = site(SystemBusKey).beatBits,
                                                                            rowBits = site(SystemBusKey).beatBits,
                                                                           nSets = 16,
      nWays = 1,
                                                                           nWays = 1,
      nTLBWays = 4,
                                                                           nTLBWays = 4,
      blockBytes = site(CacheBlockBytes))))
                                                                            blockBytes = site(CacheBlockBytes))))
                                                                        List.tabulate(n)(i => med.copy(hartId = i + idOffset)) ++ prev
   List.tabulate(n)(i => med.copy(hartId = i + idOffset)) ++ prev
```

7. Modifying system by Scala config (10/10) L1 caches

The result after that:

```
L6: cpu@0 {
L6: cpu@0 {
                                                                    clock-frequency = <0>;
        clock-frequency = <0>;
                                                                    compatible = "sifive,rocket0", "riscv";
        compatible = "sifive,rocket0", "riscv";
                                                                    d-cache-block-size = <64>;
        d-cache-block-size = <64>;
                                                                    d-cache-sets = <16>:
        d-cache-sets = <64>;
                                                                    d-cache-size = <1024>;
        d-cache-size = <4096>;
                                                                    d-tlb-sets = <1>;
        d-tlb-sets = <1>;
                                                                    d-tlb-size = <4>;
        d-tlb-size = <4>;
                                                                    device type = "cpu";
        device type = "cpu";
        hardware-exec-breakpoint-count = <1>;
                                                                    hardware-exec-breakpoint-count = <1>;
        i-cache-block-size = <64>;
                                                                    i-cache-block-size = <64>:
                                                                    i-cache-sets = <16>;
        i-cache-sets = <64>;
                                                                    i-cache-size = <1024>;
        i-cache-size = <4096>:
                                                                    i-tlb-sets = <1>:
        i-tlb-sets = <1>;
                                                                    i-tlb-size = <4>:
        i-tlb-size = <4>;
                                                                    mmu-type = "riscv,sv32";
        mmu-type = "riscv,sv32";
                                                                    next-level-cache = <&L16>;
        next-level-cache = <&L16>;
                                                                    reg = <0x0>;
        req = <0x0>:
                                                                    riscv,isa = "rv32imac";
        riscv,isa = "rv32imac";
                                                                    riscv,pmpgranularity = <4>;
        riscv,pmpgranularity = <4>;
                                                                    riscv.pmpregions = <8>;
        riscv,pmpregions = <8>;
                                                                    status = "okay";
        status = "okay";
                                                                    timebase-frequency = <1000000>;
        timebase-frequency = <1000000>;
                                                                    tlb-split;
        tlb-split;
                                                                    L4: interrupt-controller {
        L4: interrupt-controller {
                                                                            #interrupt-cells = <1>;
                #interrupt-cells = <1>;
                                                                            compatible = "riscv,cpu-intc";
                compatible = "riscv,cpu-intc";
                                                                            interrupt-controller:
                interrupt-controller:
                                                                    };
        };
                                                            };
};
```





Outline

- 1. Introduction
- 2. System architecture
- 3. Git clone and prepare
- 4. Make the system
- 5. Program Arty-A7
- 6. Using IntelliJ IDEA-IC
- 7. Modifying system by Scala config
- 8. Practice: system modification

8. Practice: system modification (1/1)

Exercise 1:

Try these combinations (\$ make default $\rightarrow \$$ make bit) and report the resources in Arty-A7:

- RV32IMAC small single-core Rocket
- RV64GC small single-core Rocket
- RV32IMAC medium single-core Rocket
- RV64GC medium single-core Rocket
- RV32IMAC small single-core Rocket with reduced caches (\$I=1KB, \$D=1KB)
- RV64GC medium single-core Rocket with increased caches (\$I=64KB, \$D=64KB)


Exercise 2:

Try multiple configurations to see if the Arty-A7 can support dual-core Rocket.

And check on both 35T and 100T versions of the Arty-A7. So the questions are:

- 1. Which configuration will use the most of the **Arty-A7-35T**?
- 2. Which configuration will use the most of the **Arty-A7-100T**?





THANK YOU