




「Course」 RISC-V Computer System Integration

Lecture 09 | Course Summary

Phạm Công Kha Hoàng Trọng Thức Tháng 9/2023





Outline

- 1. Boot sequence
- 2. RISC-V and RISC-V ISA
- 3. Our RISC-V computer system
- 4. Hardware make flow
- 5. Add custom hardware
- 6. Cryptosystem






Outline

- 1. Boot sequence
- 2. RISC-V and RISC-V ISA
- 3. Our RISC-V computer system
- 4. Hardware make flow
- 5. Add custom hardware
- 6. Cryptosystem


1. Boot sequence (1/11) Generic boot flow



A typical PC boot sequence

- **Boot ROM** (ZSBL): stores device tree; the reset point of
- FSBL: checks hardware based on the device tree; preparing SSBL's environment.
- **SSBL**: prepares OS's environment, allocates memory, and installing drivers.

1. Boot sequence (2/11) Embedded boot flow




Lightweight version used in embedded systems

In lightweight:

- Compact OSes
- Simpler bootloaders
- Bootloaders and OS are often stored in SD-card

1. Boot sequence (3/11) MCU boot flow

Microcontroller (MCU) version with no operating system



1. Boot sequence (4/11) Device tree

Device tree (.dts) and its binary (.dtb) files are the <u>declaration</u> files <u>from hardware to software</u>. Device tree contains all the information of hardware devices.

The .dts file:

```
riscvconsole.fpga.DE2Top.DE2Config.dts
        /dts-v1/;
            #address-cells = <1>;
            #size-cells = <1>:
            compatible = "freechips, rocketchip-unknown-dev";
            model = "freechips,rocketchip-unknown";
            L25: aliases {
                serial0 = &L12;
            L20: chosen {
                bootargs = "console=hvc0 earlycon=sbi";
            L24: cpus {
                #address-cells = <1>;
                #size-cells = <0>;
                timebase-frequency = <1000000>;
               L6: cpu@0 {
                    clock-frequency = <0>;
                    compatible = "sifive,rocket0", "riscv";
                    d-cache-block-size = <64>;
                    d-cache-sets = <64>;
                    d-cache-size = <4096>:
                    device_type = "cpu";
                    hardware-exec-breakpoint-count = <1>;
```

The .dtb file:

```
riscvconsole.fpga.DE2Top.DE2Config.dtb
00000000 D0 0D FE ED 00 00 0D 2A 00 00 00 38 00 00 0A F0 00 00 .....*....*...8......
00000048 \, | \, 00 \, \ 00 \, \ 00 \, \ 00 \, \ 00 \, \ 00 \, \ 01 \, \ 00 \, \ 00 \, \ 03 \, \ 00 \, \ 00 \, \ 04 \, \ 00 \, \ 00
0000005a 00 0F 00 00 00 01 00 00 03 00 00 00 21 00 00 00
000000b4 6E 6F 77 6E 00 00 00 00 00 00 01 61 6C 69 61 73 65 nown.....aliase
0000010e 65 3D 68 76 63 30 20 65 61 72 6C 79 63 6F 6E
000001c2 00 40 00 00 00 03 00 00 04 00 00 00 80 00 00 10 00
00000240 00 00 00 00 00 00 03 00 00 09 00 00 00 FA 72
00000252 33 32 69 6D 61 63 00 00 00 00 00 00 03 00 00 04 32imac......
```

1. Boot sequence (5/11) Call .dtb in main ()

The pointer of .dtb will be passed to the main() by the bootloader.


```
main.c
  Open ~
            ocuments/RISCVConsole/software/RISCVConsoleCode/src
279
280 //HART 0 runs main
281 int main(int id, unsigned long dtb)
282 {
    // Use the FDT to get some devices
283
284 int nodeoffset;
     int err = 0;
285
     int len;
286
287
     const fdt32_t *val;
288
     // 1. Get the uart reg
289
     nodeoffset = fdt_path_offset((void*)dtb, "/soc/serial");
290
     if (nodeoffset < 0) while(1);</pre>
291
     err = fdt_get_node_addr_size((void*)dtb, nodeoffset, &uart_reg, NULL);
292
     if (err < 0) while(1);
293
     // NOTE: If want to force UART, uncomment these
294
     //uart_reg = 0x64000000;
295
     //tlclk freq = 20000000;
296
     _REG32(uart_reg, UART_REG_TXCTRL) = UART_TXEN;
297
      REG32(uart reg, UART REG RXCTRL) = UART RXEN;
298
```

1. Boot sequence (6/11) Call .dtb in main ()


For example: to use the UART from the device-tree

```
main.c
                                              ~/Documents/RISCVConsole/software/RISCVConsoleCode/src
L12: serial@10000000 {
   clocks = <&L1>;
   compatible = "sifive, uart0"; ns main
   interrupt-parent = <&L7>;
                          id, unsigned long dtb)
   interrupts = <11>;
   reg = <0x10000000 0x1000>;
                          e FDT to get some devices
   reg-names = "control";
                          ffset:
                                                                  Get the UART address
                           0:
                int len;
          286
          287
                const fdt32 t *val;
          288
                // 1. Get the wart red
          289
                nodeoffset = fdt path offset((void*)dtb, "/soc/serial");
          290
                if (nodeoffset < 0) while(1);</pre>
          291
                err = fdt get node addr size((void*)dtb, nodeoffset, &uart reg, NULL);
          292
          293
                if (err < 0) while(1);</pre>
          294
                   NOTE: If want to force UART, uncomment these
          295
                //uart req = 0x640000000;
                //tlclk freq = 20000000;
          296
                                                                                  Get the UART
                _REG32(uart_reg, UART_REG_TXCTRL) = UART_TXEN;
          297
                                                                                  register size
                REG32(uart reg, UART REG RXCTRL) = UART RXEN;
          298
```


1. Boot sequence (7/11) Our boot flow: start at boot ROM




1. Boot sequence (8/11) Our boot flow: find SD-card partition




1. Boot sequence (9/11) Our boot flow: copy to RAM




1. Boot sequence (10/11) Our boot flow: execute in RAM



1. Boot sequence (11/11) Our boot flow: architecture view








Outline

- 1. Boot sequence
- 2. RISC-V and RISC-V ISA
- 3. Our RISC-V computer system
- 4. Hardware make flow
- 5. Add custom hardware
- 6. Cryptosystem

2. RISC-V & RISC-V ISA (1/7) Toolchain



- To compile the software, we need the toolchain.
- Toolchain comes with its Instruction Set Architecture (ISA).
- Each ISA has its own toolchain.

Three most important tools in any toolchain


- GCC: (cross C compiler) makes a C code into assembly code
- **LD:** (*linker*) links standard libraries into the build; also links between multiple C files
- **GDB:** (debugger) debug the hardware/simulator/emulator

RISC-V is an ISA.

Other common ISAs: i386, amd64, ARM 32/64, AVR, MIPS, etc.

2. RISC-V & RISC-V ISA (2/7) RISC-V toolchain

RISC-V toolchain and its ecosystem




Top-down explanation:

User's applications on the top are operated in an OS file system, which then compiled by a compiler based on multiple standard libraries. After compiled, the execution file is run on the OS kernel that manages the hardware in the bottom.

2. RISC-V & RISC-V ISA (3/7) RISC-V ISA

Open-source **RISC-V** means open-source **ISA**, no more, no less.

RISC-V Foundation: https://riscv.org/



- Official released ISA specification
- Many cores, SoCs, & software are available for free
- Developers can reuse each other designs & tools
 - → significantly reducing R&D time and effort

License free:

- RISC-V ISA
- RISC-V toolchain

License depends on authors/developers:

- RISC-V processors
- RISC-V software applications
- RISC-V-related products

2. RISC-V & RISC-V ISA (4/7) RISC-V extensions

What makes **RISC-V** different: <u>its modular mindset</u>

There are also <u>a lot more</u> than just **IMAFDC**:

Version

base	version	Status
RVWMO	2.0	Ratified
RV32I	2.1	Ratified
RV64I	2.1	Ratified
RV32E	1.9	Draft
RV128I	1.7	Draft
Extension	Version	Status
M	2.0	Ratified
A	2.1	Ratified
F	2.2	Ratified
D	2.2	Ratified
Q	2.2	Ratified
C	2.0	Ratified
Counters	2.0	Draft
L	0.0	Draft
B	0.0	Draft
J	0.0	Draft
T	0.0	Draft
P	0.2	Draft
V	0.7	Draft
Zicsr	2.0	Ratified
Zifencei	2.0	Ratified
Zam	0.1	Draft
Ztso	0.1	Frozen

modular architecture helps finetune the performance based on developer's needs

		•	
D	instruction	4	T
Race	1nctruction	CQT.	Integer
Dasc	msuucuon	SCI.	IIIUZUI
			0

Extended instruction set: the rest

Extension	Description		
1	Integer		
M	Integer Multiplication and Division		
Α	Atomics		
F	Single-Precision Floating Point		
D	Double-Precision Floating Point		
G	General Purpose = IMAFD		
С	16-bit Compressed Instructions		
Non-	Non-Standard User-Level Extensions		
Xext	Non-standard extension "ext"		

Float

Double

Compress

Atomic

The most common extensions: **IMAFDC** (also known as **GC**)


2. RISC-V & RISC-V ISA (5/7) RISC-V OS stack

To support an Operating System (OS), the ISA has to support the <u>OS stack</u> or the *M-/S-/U-mode*.

RISC-V privileged architecture:

RISC-V Modes			
Level	Name	Abbr.	
0	User/Application	U	
1	Supervisor	S	
	Reserved		
3	Machine	M	


Supported Combinations of Modes		
Supported Levels	Modes	
1	M	
2	M, U	
3	M, S, U	



RISC-V ISA not only supports the <u>OS stack</u>, but also provides a **privileged architecture**.

→ Better security scheme by having the hardware recognize different codes executed at different modes.

2. RISC-V & RISC-V ISA (6/7) CHISEL



Chisel is a <u>library</u>. Scala is a <u>language</u>.

- **Scala** itself is a high-level object-oriented programming language
 - → It is not designed for "hardware coding."
- Chisel is a library attached to Scala to define a set of coding rules.
 - → It is designed for "hardware coding."
- From **Scala** to **Verilog**:

Scala \rightarrow Java \rightarrow FIRRTL \rightarrow Verilog

1st arrow: Scala compiler named SBT

2nd arrow: executing Java

3rd arrow: FIRRTL compiler

2. RISC-V & RISC-V ISA (7/7) RISC-V key contributions

RISC-V revolutionizes Computer System Design

1. Modular at heart:

- customizable ISA and customizable hardware
- → fine-tune the system to your specific needs.

2. Open-source community:

- license-free ISA, open cores and SoCs, open-source libraries, open-source software, etc. \rightarrow reuse other developers' designs \rightarrow save time and effort for R&D
- 3. CHISEL (Constructing Hardware In Scala Embedded Language): a new way to "coding" hardware circuits. When compiled, it will generate a true RTL Verilog code.
 - → a "meta-programming" language for hardware developers with parameters and subdesigns that can be overridden or extended.
 - → easy to develop "object-oriented" hardware library for reuse purpose.






Outline


- 1. Boot sequence
- 2. RISC-V and RISC-V ISA
- 3. Our RISC-V computer system
- 4. Hardware make flow
- 5. Add custom hardware
- 6. Cryptosystem

3. Our RISC-V computer system (1/10) Libraries

Our hardware was built using the **Chipyard** *library*. And the core *processor* was the **Rocket**.



Github: https://github.com/ucb-bar/chipyard



Github: https://github.com/chipsalliance/
/rocket-chip

Debugging with GDB


Contributors

Building Rocket Chip with an IDE

3. Our RISC-V computer system (2/10) FPGA


Arty-A7 was the *FPGA* chosen to be our <u>example</u> implementation. <u>Its IP</u> was utilized by using the **fpga-shells** *library* from SiFive.

Arty-A7 FPGA




• Link: https://digilent.com/reference/
programmable-logic/arty-a7/start

fpga-shells library




• Github: https://github.com/sifive/fpga-shells

3. Our RISC-V computer system (3/10) Processor




```
L25: cpus {
       #address-cells = <1>;
       #size-cells = <0>;
       timebase-frequency = <10000000>;
        L6: cpu@0 {
                clock-frequency = <0>;
               compatible = "sifive,rocket0", "riscv";
               d-cache-block-size = <64>;
               d-cache-sets = <64>;
               d-cache-size = <4096>:
               d-tlb-sets = <1>;
               d-tlb-size = <4>;
               device_type = "cpu";
               hardware-exec-breakpoint-count = <1>;
               i-cache-block-size = <64>;
               i-cache-sets = <64>:
               i-cache-size = <4096>;
               i-tlb-sets = <1>:
               i-tlb-size = <4>:
               mmu-type = "riscv,sv32";
               next-level-cache = <&L16>;
               req = <0x0>;
               riscv,isa = "rv32imac";
               riscv,pmpgranularity = <4>;
               riscv.pmpregions = <8>;
               status = "okay":
               timebase-frequency = <10000000>;
               tlb-split;
               L4: interrupt-controller {
                        #interrupt-cells = <1>;
                        compatible = "riscv,cpu-intc";
                        interrupt-controller;
               };
       };
```


3. Our RISC-V computer system (4/10) Memory




3. Our RISC-V computer system (5/10) Boot ROM




3. Our RISC-V computer system (6/10) SD-card




3. Our RISC-V computer system (7/10) Interrupt




3. Our RISC-V computer system (8/10) UART



3. Our RISC-V computer system (9/10) GPIO



3. Our RISC-V computer system (10/10) Debug module








Outline

- 1. Boot sequence
- 2. RISC-V and RISC-V ISA
- 3. Our RISC-V computer system
- 4. Hardware make flow
- 5. Add custom hardware
- 6. Cryptosystem

4. Hardware make flow (1/10) Folder structure

To clone the project:

```
$ git clone https://github.com/uec-hanken/RISCVConsole.git
$ cd RISCVConsole/
$ ./update.sh
```



4. Hardware make flow (2/10) Makefile in fpga folder



```
altera.mk
    Arrow.shell.quartus.tcl
    clkctrl.qsys
    constraints.sdc
   main.gsys
    Makefile
rtvA7100T
    ArtyA7.shell.vivado.tcl
    ArtvA7.shell.xdc
    Makefile
    constraints.sdc
    DE2.shell.quartus.tcl
    main.gsvs
    Makefile
    Makefile
    Makefile
    ulx3s v20.lpf
    yosys.tcl
xilinx.mk
```

```
\operatorname{\mathsf{At}} RISCVConsole/variables.mk:
   # For the RISCV console (in ArtyA7)
   ifeq ($(SUB_PROJECT), ArtyA7)
                             ?= riscvconsole
           SBT_PROJECT
           MODEL
                             ?= ArtyA7Top
           VLOG MODEL
                             ?= ArtyA7Top
           MODEL PACKAGE
                             ?= riscvconsole.fpga
                             ?= ArtyA7Config
           CONFIG
                             ?= riscvconsole.system
           CONFIG PACKAGE
           GENERATOR PACKAGE ?= riscvconsole
                             ?= TestDriver
           TB
           TOP
                             ?= RVCSystem
   endif
```

4. Hardware make flow (3/10) Equivalent in Scala config

```
Makefile \longrightarrow SBT (.scala) \longrightarrow FIRRTL (.fir) \longrightarrow FPGA (.v) \longrightarrow FPGA (.bit)
```

```
At RISCVConsole/hardware/riscvconsole/src/
main/scala/riscvconsole/RVCConfig.scala:
   class ArtyA7Config (Atomic Config(
     new WithArtyA7MIGMem ++
      new RVCPeripheralsConfig(gpio = 8) ++
      new SetFrequency( freq = 500000000) ++
      new RemoveDebugClockGating ++
      new freechips.rocketchip.subsystem.WithRV32 ++
      new freechips.rocketchip.subsystem.WithTimebase( hertz = 1000000) ++
      new freechips.rocketchip.subsystem.WithNBreakpoints( hwbp = 1) ++
      new freechips.rocketchip.subsystem.WithJtagDTM ++
      new freechips.rocketchip.subsystem.WithNoMemPort ++
      new freechips.rocketchip.subsystem.WithNoMMIOPort ++
      new freechips.rocketchip.subsystem.WithNoSlavePort ++
      new freechips.rocketchip.subsystem.WithDontDriveBusClocksFromSBus ++
      new freechips.rocketchip.subsystem.WithNExtTopInterrupts( nExtInts = 0) ++ //
      new freechips.rocketchip.subsystem.WithoutFPU() ++
      new freechips.rocketchip.subsystem.WithNMedCores(1) ++
      new freechips.rocketchip.subsystem.WithCoherentBusTopology ++ // Hierarchi
      new freechips.rocketchip.system.BaseConfig)
```

```
At RISCVConsole/variables.mk:
   # For the RISCV console (in ArtyA7)
   ifeq ($(SUB_PROJECT),ArtyA7)
                            ?= riscvconsole
           SBT PROJECT
           MODEL
                            ?= ArtyA7Top
                            ?= ArtyA7Top
           VLOG MODEL
          HODEL PACKAGE
                            ?= riscvconsole.fpga
                           ?- ArtyA7Config
           CONFIG
                            ?= riscvconsole.system
           CONFIG PACKAGE
           GENERATOR PACKAGE ?= riscvconsole
                            ?= TestDriver
           TB
           TOP
                            ?= RVCSystem
   endif
```

4. Hardware make flow (4/10) Scala structure



FPGA Shell folder

GPIO Pins

UART Pins

SPI Pins

I2C Pins

DDR Ports

SDRAM Ports

CODEC Ports

JTAG Pins

Other Ports

FPGA folder

RVC. System

- General Purpose IO
- UART
- SPI Flash
- I2C
- SDRAM/DDR
- TL Serial (For simulations)
- FFT/CODEC
- Any additional peripherals

RVC. Subsystem

- TileLink Buses
- Debug Module
- Boot ROM
- Core Local Interrupts
- Platform Level Interrupt Controller
- Coreplex
 - Rocket
 - o BOOM

4. Hardware make flow (5/10) \$ make default

Makefile \longrightarrow SBT (.scala) \longrightarrow FIRRTL (.fir) \longrightarrow FPGA (.v) \longrightarrow FPGA (.bit)

Now, to make the system, from the RISCVConsole, go to the Arty build folder:

\$ cd fpga/ArtyA7100T/

Export the RISC-V toolchain to the **PATH**:

\$ export RISCV=/opt/riscv

\$ export PATH=\$RISCV/bin/:\$PATH

Export <u>vivado</u> to the **PATH**:

\$ export PATH=/opt/xilinx/Vivado/2021.1/bin/:\$PATH

For the compilation:

\$ make default

This will compile Scala to Verilog (also compile the boot ROM C/C++ sources)

make[1]: Leaving directory '/home/thuc/RISCVConsole/software/sdboot'
python2 /home/thuc/RISCVConsole/hardware/vlsi_rom_gen_fpga /home/thuc/RISCVConsole/fpga/ArtyA7100T/generated-src/riscvconsole.f
pga.ArtyA7Top.ArtyA7Config/riscvconsole.fpga.ArtyA7Top.ArtyA7Config.rom.conf /home/thuc/RISCVConsole/fpga/ArtyA7100T/generatedsrc/riscvconsole.fpga.ArtyA7Top.ArtyA7Config/sdboot.hex > /home/thuc/RISCVConsole/fpga/ArtyA7100T/generated-src/riscvconsole.fp
ga.ArtyA7Top.ArtyA7Config/riscvconsole.fpga.ArtyA7Top.ArtyA7Config.rom.v
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T\$

4. Hardware make flow (6/10) Generated files



After \$ make default, the generated-src folder is created:

```
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$ ls
ArtyA7.shell.vivado.tcl ArtyA7.shell.xdc generated-src Makefile
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$
```

Inside the **generated-src** folder, there are many files:

Verilog files, FIRRTL files, temporary Java files, boot ROM files, device tree, etc.

```
RISCVConsole/fpga/ArtyA7100T$ ls generated-src/riscvconsole.fpga.ArtyA7Top.ArtyA7Config/
ArtyA7Top.anno.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.harness.anno.json
bootrom.rv32.img
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.harness.fir
bootrom.rv64.img
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.harness.mems.conf
EICG wrapper.v
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.harness.mems.v
rirrti black box resource files.harness.f
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.harness.v
firrtl black box resource files.top.f
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.json
plusarg reader.v
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.mem.axi4.json
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x0.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.memmap.json
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x0.1.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.pll.vivado.tcl
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x10000000.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.plusArgs
riscvconsole.fpga.ArtyA7Top.ArtyA7Confiq.0x10001000.0.regmap.json
                                                                   riscvconsole.fpga.ArtvA7Top.ArtvA7Config.rom.conf
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x10002000.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.rom.v
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x10003000.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.tl clock.h
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x2000000.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.top.anno.json
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0x40.0.regmap.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.top.fir
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.0xc000000.0.regmap.json
                                                                   riscyconsole.fpga.ArtvA7Top.ArtvA7Config.top.mems.conf
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.anno.json
                                                                   riscvconsole.fpga.ArtyA7Top.ArtyA7Config.top.mems.v
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.arty100tmig.vivado.tcl
                                                                   riscvconsole.fpga.ArtvA7Top.ArtvA7Config.top.v
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.core.config
                                                                   sdboot.bin
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.d
                                                                   sdboot.bin.dump
riscyconsole.fpga.ArtyA7Top.ArtyA7Config.dromajo params.h
                                                                   sdboot.bin.rv32.dump
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.dtb
                                                                   sdboot.elf
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.dts
                                                                   sdboot.hex
riscvconsole.rpga.artya/lop.artya/contig.tir
                                                                   sim files.f
riscvconsole.fpga.ArtyA7Top.ArtyA7Config.graphml
                                                                   top and harness.common.f
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$
```

Some important files

4. Hardware make flow (7/10) Generated Verilog



```
odule RVCSystem(
              clock,
input
input
              reset,
              ndreset,
output
input
              jtag_TRSTn,
input
              jtag_TCK,
input
              jtag_TMS,
input
              jtag_TDI,
output
              jtag_TDO_data,
output
              jtag TDO driven,
input
              gpio_0_pins_0_i_ival,
input
              gpio 0 pins 0 i po,
output
              gpio 0 pins 0 o oval,
output
              gpio 0 pins 0 o oe,
output
              gpio_0_pins_0_o_ie,
output
              gpio 0 pins 0 o pue,
              gpio_0_pins_0_o_ds,
output
              gpio_0_pins_0_o_ps,
output
output
              gpio 0 pins 0 o ds1,
output
              gpio 0 pins 0 o poe,
input
              gpio_0_pins_1_i_ival,
input
              gpio_0_pins_1_i_po,
              gpio_0_pins_1_o_oval,
output
output
              gpio_0_pins_1_o_oe,
output
              gpio_0_pins_1_o_ie,
              gpio_0_pins_1_o_pue,
output
output
              gpio_0_pins_1_o_ds,
output
              gpio 0 pins 1 o ps,
output
              gpio 0 pins 1 o ds1,
output
              gpio 0 pins 1 o poe,
input
              gpio 0 pins 2 i ival,
input
              gpio 0 pins 2 i po,
output
              gpio 0 pins 2 o oval,
output
              gpio_0_pins_2_o_oe,
output
              gpio 0 pins 2 o ie,
output
              gpio_0_pins_2_o_pue,
output
              gpio_0_pins_2_o_ds,
output
              gpio_0_pins_2_o_ps,
output
              gpio_0_pins_2_o_ds1,
output
              gpio_0_pins_2_o_poe,
              qpio 0 pins 3 i ival
```

Top file:

riscvconsole.fpga.ArtyA7
Top.ArtyA7Config.top.v

File that contains all the memories used in the system:

riscvconsole.fpga
.ArtyA7Top.ArtyA7
Config.top.mems.v

```
odule data_arrays_0_ext(
 input [9:0] RWO addr,
               RWO clk,
 input
       [31:0] RWO wdata,
 output [31:0] RWO rdata,
 input
               RW0_en,
               RW0 wmode,
 input
       [3:0]
              RW0 wmask
 input
 wire [9:0] mem 0 0 RWO addr;
      mem 0 0 RW0 clk;
 wire [7:0] mem_0_0_RW0_wdata;
 wire [7:0] mem_0_0_RW0_rdata;
      mem 0 0 RW0 en;
      mem 0 0 RW0 wmode;
      mem 0 0 RW0 wmask;
 wire [9:0] mem 0 1 RWO addr;
 wire mem 0 1 RWO clk;
 wire [7:0] mem 0 1 RWO wdata;
 wire [7:0] mem_0_1_RW0_rdata;
 wire mem 0 1 RWO en;
 wire mem 0 1 RWO wmode;
 wire mem_0_1_RW0_wmask;
 wire [9:0] mem 0 2 RWO addr;
 wire mem 0 2 RW0 clk;
 wire [7:0] mem 0 2 RWO wdata;
 wire [7:0] mem 0 2 RWO rdata;
 wire mem_0_2_RW0_en;
 wire mem 0 2 RW0 wmode;
 wire mem 0 2 RWO wmask;
 wire [9:0] mem_0_3_RW0_addr;
 wire mem 0 3 RWO clk;
 wire [7:0] mem_0_3_RW0_wdata;
 wire [7:0] mem 0 3 RWO rdata;
 wire mem 0 3 RWO en;
      mem 0 3 RW0 wmode;
 wire mem 0 3 RWO wmask;
```

4. Hardware make flow (8/10) Generated Verilog



Boot ROM file:

riscvconsole.fpga.ArtyA7Top. ArtyA7Config.rom.v

```
This file created by /home/thuc/RISCVConsole/hardware/vlsi_rom_gen_fpga
odule MyBootROM(
input clock.
input oe,
input me,
input [11:0] address,
output [31:0] q
reg [31:0] out;
reg [31:0] rom [0:4095];
initial begin: init and load
  // 256 is the maximum length of $readmemh filename supported by Verilator
  reg [255*8-1:0] path;
ifdef RANDOMIZE
 `ifdef RANDOMIZE MEM INIT
  for (i = 0; i < 4096; i = i + 1) begin
    rom[i] = {1{$random}};
  end
 endif
  $readmemh("/home/thuc/RISCVConsole/fpga/ArtyA7100T/generated-src/riscvconso
end
always @(posedge clock) begin
  if (me) begin
    out <= rom[address];</pre>
  end
assign q = oe ? out : 32'bZ;
```

Other Verilog files:

- EICG wrapper.v
- plusarg reader.v

```
module EICG_wrapper(
  output out,
  input en,
  input test_en,
  input in
);

reg en_latched /*verilator clock_enable*/;

always @(*) begin
  if (!in) begin
  en_latched = en || test_en;
  end
  end

assign out = en_latched && in;

endmodule
```

```
// See LICENSE.SiFive for license details.
//VCS coverage exclude_file

// No default parameter values are intended, nor does IEEE 1
// but Incisive demands them. These default values should not module plusarg_reader #(
    parameter FORMAT="borked=%d",
    parameter WIDTH=1,
    parameter [WIDTH-1:0] DEFAULT=0
) (
    output [WIDTH-1:0] out
);

ifdef SYNTHESIS
assign out = DEFAULT;
    else
reg [WIDTH-1:0] myplus;
assign out = myplus;
initial begin
    if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT;
end
endmodule
```

4. Hardware make flow (9/10) Generated device tree



Device tree file:

(needed for software)

riscvconsole.fpga.ArtyA7Top.
ArtyA7Config.dts

Its binary version:

riscvconsole.fpga.ArtyA7Top. ArtyA7Config.dtb

```
/dts-v1/;
       #address-cells = <1>;
       #size-cells = <1>;
       compatible = "freechips,rocketchip-unknown-dev";
       model = "freechips,rocketchip-unknown";
       L26: aliases {
               serial0 = &L12;
       L21: chosen {
               bootargs = "console=hvc0 earlycon=sbi";
       };
L25: cpus {
                #address-cells = <1>;
               #size-cells = <0>:
               timebase-frequency = <1000000>;
               L6: cpu@0 {
                        clock-frequency = <0>;
                        compatible = "sifive,rocket0", "riscv";
                        d-cache-block-size = <64>;
                        d-cache-sets = <64>;
                        d-cache-size = <4096>;
                        d-tlb-sets = <1>;
                        d-tlb-size = <4>;
                        device type = "cpu";
                        hardware-exec-breakpoint-count = <1>;
                        i-cache-block-size = <64>;
                        i-cache-sets = <64>:
                        i-cache-size = <4096>;
                        i-tlb-sets = <1>;
                        i-tlb-size = <4>;
                        mmu-type = "riscv,sv32";
                        next-level-cache = <&L16>;
                        reg = <0x0>;
                        riscv,isa = "rv32imac";
                        riscv,pmpgranularity = <4>;
                        riscv,pmpregions = <8>;
                        status = "okay";
                        timebase-frequency = <1000000>;
                        tlb-split;
                        L4: interrupt-controller {
                                #interrupt-cells = <1>;
                                compatible = "riscv,cpu-intc";
                                interrupt-controller;
                       };
```

4. Hardware make flow (10/10) \$ make bit



The \$ make default is just for generating Verilog.

Now, to compile the FPGA:

```
$ make bit
```

This will compile Verilog to .bit file for programming the FPGA


After \$ make bit, you can find the .bit file for programming the FPGA in: generated-src/riscvconsole.fpga.ArtyA7Top.ArtyA7Config/obj/

```
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$ ls generated-src/riscvconsole.fpga.ArtyA7Top.ArtyA7Config/obj/
ArtyA7Top.bit ArtyA7Top.sdf ArtyA7Top.v ip post_opt.dcp post_place.dcp post_route.dcp post_synth.dcp report
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$
```

*Note: if the \$ make bit has an error related to timing, it is fine as long as the .bit file was generated.

```
Failed to meet timing by -3.555, see /home/thuc/RISCVConsole/fpga/ArtyA7100T/gnfig/obj/report/timing.txt
INFO: [Common 17-206] Exiting Vivado at Mon Oct 24 13:20:30 2022...
make: *** [/home/thuc/RISCVConsole/fpga/xilinx.mk:33: /home/thuc/RISCVConsole/rtyA7Top.ArtyA7Config/obj/ArtyA7Top.bit] Error 1
thuc@thuc-Ubuntu:~/RISCVConsole/fpga/ArtyA7100T$
```






Outline

- 1. Boot sequence
- 2. RISC-V and RISC-V ISA
- 3. Our RISC-V computer system
- 4. Hardware make flow
- 5. Add custom hardware
- 6. Cryptosystem


5. Add custom hardware (1/10) Final goal



To do that, we have to:


- 1. Understand the bus protocol (*TileLink*) and memorymapped communication.
- 2. Prepare a custom hardware in Verilog (GCD, Greatest Common Divisor, will be used as an example circuit in this lecture).
- 3. Attach the Verilog module to the Scala system and then regenerate the system.
- 4. Finally, learn to control the custom hardware in the software after boot.

5. Add custom hardware (2/10) Custom hardware's signals




5. Add custom hardware (3/10) GCD register-map

With the GCD module, the memory-register map can be chosen like this:




5. Add custom hardware (4/10) GCD register-router



5. Add custom hardware (5/10) GCD software example

Software example

```
// Reset the hardware
_REG32(gcd_reg, GCD_TRIGGER) =
0x00000100;
_REG32(gcd_reg, GCD_TRIGGER) =
0x0000000;
// Write A & B values
_{REG32(gcd\_reg, GCD\_DATA\_A)} = 7;
REG32(gcd reg, GCD DATA_B) = 3;
// Trigger and wait
REG32(gcd reg, GCD TRIGGER) =
0 \times 0 0 0 0 0 0 1;
while(!( REG32(gcd_reg,
GCD STATUS) && 0x00000001));
// Get and print the result
int c = REG32 (gcd reg,
GCD DATA C);
kprintf("GCD of 7 and 3 is d\n",
c);
```



5. Add custom hardware (6/10) GCD Scala file

The *Scala wrapper file* must be created under the devices/ folder:

```
thuc@Ubuntu:~/Projects/RISCVConsole/hardware/riscvconsole/src/main/scala/devices/gcd$ ls gcd.scala
```

In the gcd.scala file, make a "fake" class that contains only the ports:

```
hardware wrapper for Verilog file: module name & ports MUST MATCH the Verilog's
class GCD extends BlackBox with HasBlackBoxResource {
                                                                                       In Verilog file:
 val io = IO(new Bundle{
   val iClk = Input(Clock())
   val iRst = Input(Bool())
                                                                                       module GCD (
   val iA
            = Input(UInt(16.W))
                                                                                                         iClk,
                                                        These must match
                                                                                         input
            = Input(UInt(16.W))
   val iB
                                                                                                         iRst,
                                                                                         input
   val iValid = Input(Bool())
                                                                                         input
                                                                                                 [15:0] iA,
   val oReady = Output(Bool())
                                                                                                 [15:0] iB,
   val oValid = Output(Bool())
                                                                                         Input
   val oC = Output(UInt(16.W))
                                                                                         input
                                                                                                         iValid,
                                                                                         output
                                                                                                         oReady,
 addResource("GCD.v")
                                                                                         output
                                                                                                         oValid,
                                                                                         output [15:0] oC );
```

```
thuz@Ubuntu:~/Projects/RISCVConsole/hardware/riscvconsole/src/main/resources$ ls GCD.v sdram versatile_fft
```

The addResource() will automatically find the given file-name in the resources/ folder

5. Add custom hardware (7/10) Wires & regs declaration

In the gcd.scala file:

```
declare params
case class GCDParams(address: BigInt)
/ declare register-map structure
object GCDCtrlRegs {
 val trigger
                  = 0 \times 00
                  = 0x04
 val data a
 val data b
                  = 0x08
 val data_c
                  = 0x0C
 val status
                  = 0x10
```

Declare registers with its offset.

Create a <u>Scala wrapper</u> called **GCDmod** that includes the previous GCD class as sub-module.

```
mapping between HW ports and register-map
abstract class GCDmod(busWidthBytes: Int, c: GCDParams)(implicit p: Parameters)
  extends RegisterRouter(
    RegisterRouterParams(
      name = "gcd".
      compat = Seq("console,gcd0"),
      base = c.address.
      beatBytes = busWidthBytes))
  lazy val module = new LazyModuleImp(this) {
    // HW instantiation
    val mod = Module(new GCD)
```

Declare the wires and regs in the GCDmod and connect them to the GCD sub-module:

```
declare inputs
                                    Normal regs
val data_a = Reg(UInt(16.W))
val data_b = Reg(UInt(16.W))
                                      reg with init
val rst
          = RegInit(false.B)
          = WireInit(false.B)
val trig
                                      value of 0
// mapping inputs
             := clock
mod.io.iClk
mod.io.iRst
             := reset.asBool || rst
                                     wire with init
mod.io.iValid := trig
mod.io.iA
             := data a
                                      value of 0
             := data b
mod.io.iB
```

All outputs must be wires declare outputs

```
val ready = Wire(Bool())
    valid = Wire(Bool())
    data_c = Wire(UInt(16.W))
 // mapping outputs
ready := mod.io.oReady
valid := mod io oValid
data c := RegEnable(mod.io.oC, valid)
data c captures oC at valid
```

5. Add custom hardware (8/10) Map to registers

In the gcd.scala file:

RegField.r instead of

Mapping between signals and registers:

RegFiled means read-only.

```
// map inputs & outputs to register positions
val mapping = Seq(
   GCDCtrlRegs.trigger -> Seq(
        RegField(1, trig, RegFieldDesc("trigger", "GCD trigger/start")),
        RegField(7),
        RegField(1, rst, RegFieldDesc("rst", "GCD Reset", reset = Some(0)))
),
   GCDCtrlRegs.data_a -> Seq(RegField(16, data_a, RegFieldDesc("data_a", "A data for GCD"))),
   GCDCtrlRegs.data_b -> Seq(RegField(16, data_b, RegFieldDesc("data_b", "B data for GCD"))),
   GCDCtrlRegs.data_c -> Seq(RegField.r(16, data_c, RegFieldDesc("data_c", "C output for GCD", volatile = true))),
   GCDCtrlRegs.status -> Seq(RegField.r(1, ready, RegFieldDesc("ready", "GCD data ready", volatile = true))),
   regmap(mapping :_*)
val omRegMap = OMRegister.convert(mapping:_*)
```

Finally, create a <u>TileLink wrapper</u> called **TLGCD** that extends from the previous **GCDmod** class:

```
// declare TileLink-wrapper class for GCD-module
class TLGCD(busWidthBytes: Int, params: GCDParams)(implicit p: Parameters)
    extends GCDmod (busWidthBytes, params) with HasTLControlRegMap
```


5. Add custom hardware (9/10) System traits


In the gcd.scala file:

Create a **trait** to be called later in the RISCVConsole System:

In the
RVCSystem
.scala file:

Import the GCD package:





5. Add custom hardware (10/10) Assign the address

In the RVCConfig.scala file:

Put the GCDKey and assign an address.:

```
// declare trait to be called in a system
      case object PeripheryGCDKey extends Field[Seq[GCDParams]](Nil)
🛍 gcd
       / trait to be called in a system
      trait HasPeripheryGC) { this: BaseSubsystem =>
        val gcdNodes = p(PtripheryGCDKey).map { ps =>
           GCDAttachParams(rs).attachTo(this)
           sifive.blocks.devices.uart.UARTParams(0x10000000))
         case sifive.blocks.devices.gpio.PeripheryGPIOKey => Seq(
           sifive.blocks.devices.opio.GPIOParams(0x10001000, gpio))
         case sifive.blocks.device;.spi.PeripherySPIKey => Seq(
           sifive.blocks.devices.sti.SPIParams(0x10002000))
         case sifive.blocks.devices.i2c.PeripheryI2CKey => Seq(
           sifive.blocks.devices.i2 .I2CParams(0x10003000))
         case riscvconsole.devices.gcd.PeripheryGCDKey => Seq(
           riscvconsole.devices.gcd.GCDParams(0x10004000))
         // sifive.blocks.devices.spi.SPIFlashParams(0x10003000, 0x20000000L))
         case MaskROMLocated(InSubsystem) => Seq(
        🥚 freechips.rocketchip.devices.tilelink.MaskROMParams(0x20000000L, "MyBootROM", 4096))
         case SDRAMKey => Seq()
         case SRAMKey => Seq()
         case SubsystemDriveAsyncClockGroupsKey => None
```

Next time, \$ make default will see a new gcd module is included in the device-tree:

The **gcd** is added in the address map:

```
Generated Address Map
                                  debug-controller@0
                       1000 ARWX
            3000 -
                                  error-device@3000
                       4000 ARWX
                                  clint@2000000
         2000000
                    2010000 ARW
                                  interrupt-controller@c000000
                   10000000 ARW
                                  serial@10000000
        10000000 -
                   10001000 ARW
                                  qpio@10001000
        10001000 - 10002000 ARW
                                  spi@10002000
        10002000 - 10003000 ARW
        10003000 - 10004000 ARW
                                  i2c@10003000
       10004000 - 10005000 ARW
                                  qcd@10004000
        20000000 - 20004000 R X rom@20000000
                  90000000
                             RWXC memory@80000000
```





Outline

- 1. Boot sequence
- 2. RISC-V and RISC-V ISA
- 3. Our RISC-V computer system
- 4. Hardware make flow
- 5. Add custom hardware
- 6. Cryptosystem

6. Cryptosystem (1/14) Pillars in cybersecurity



1. Confidentiality:

2. Integrity:

3. Availability:

4. Authentication:

the data is ciphered → un-authorized party cannot read the data

the data is original → un-authorized party cannot modify the data

authorized parties can access the data anytime without difficulty

verify sender and/or reader identification


→ Reader knows who the sender is, and vice versa

5. Non-repudiation: the data is sent only to an authorized party

→ un-authorized party cannot copy the data

*Note: number 1, 2, and 3 are also called the CIA triad.


6. Cryptosystem (2/14) Pillars in cybersecurity




6. Cryptosystem (3/14) Eavesdropping problem

Every cryptosystem begins with the <u>Eavesdropping</u> problem:

• Eavesdropping: a hacker intercepts, deletes, or modifies data that is transmitted between two parties.





6. Cryptosystem (4/14) Eavesdropping problem

We need to transfer data <u>securely</u> over the *untrusted* transmission line.

- ⇒ Use a cipher algorithm to encrypt/decrypt the data before/after the transmission.
 - \Rightarrow The key **k** of a cipher algorithm needs to be agreed upon before the transmission.
 - \Rightarrow We need to transfer the key **k** <u>securely</u> over the *untrusted* transmission line.

This is a classical *chicken-and-egg* problem


In-a-nut-shell:

Sender and **Receiver** need to share the <u>key</u> k before transmission: How we can do that?

Solve this problem is the main goal of a cryptosystem

6. Cryptosystem (5/14) Hash function

Hash function, also called **digest** function, is a function that converts a given string (or any data alike) with any length to a fixed-length result.



Hash function is a <u>one-way</u> function

⇒ We cannot restore the original data

Imagine the *meat grinder*:



The process is irreversible.

The more chaotic the **result** is, the better the **hash** algorithm.

6. Cryptosystem (6/14) Crypto-key scheme

Crypto-key scheme will use an asymmetric encryption algorithm and have three functions: gen-key(), sign(), and verify()

```
(k,k') = gen-key(x)
```

- Input x : called a seed, usually a random number
- Output k and k': called a pairkey, interchangeable, have the same fixed-length

```
s = sign(m,k)
```


- Input m: called a message, could be anything
- Input k : called a key, retrieve from genkey()
- Output s: called a signature, has a fixedlength

```
m' = verify(s,k')
```

- Input s: called a signature, retrieve from sign()
- Input k': called a key, retrieve from gen-key()
- Output m': called a retrieved-message, suppose to be identical with m

6. Cryptosystem (7/14) Crypto-key scheme

The **pair-key** is interchangeable



From the pair-key of k and k', one will be chosen as public key P, and the other as secret key S.

The only different is, after one has been chosen as public key P (publish for everyone to know), you have to conceal the secret key S (only known to yourself).

6. Cryptosystem (8/14) Completed solution

Back to the initial problem...

Let's both parties have their own pair-keys

Side A

$$(P_A, S_A) = gen-key(a)$$

 P_A is know by everyone on the internet. On the internet, only **A** know its S_A . Side **B**


$$(P_B, S_B) = \text{gen-key}(b)$$

 P_B is know by everyone on the internet. On the internet, only **B** know its S_B .

- This step usually run <u>offline</u> with the **highest** security settings.
- The generated pair-keys now become their identities.

6. Cryptosystem (9/14) Completed solution


Side A wants to start the secure channel.



- The body of message, m, is not encrypted (yet).
- **B** will know if *anyone* try to <u>fake</u> **A**'s **identity**.
- **B** will know if *anyone* try to <u>modify</u> the **original message**.

6. Cryptosystem (10/14) Completed solution


Side **B** acknowledges the initial message.



- Using the same mechanism to send and check data.
- Until now, the body of message, m, is still not encrypted (yet).

6. Cryptosystem (11/14) Completed solution


Side A ready for the key k transmission.



- Using the same mechanism to send and check data.
- Until now, the body of message, m, is still not encrypted (yet).

6. Cryptosystem (12/14) Completed solution


Side **B** sends the key **k** over to **A**.



- From everybody, only **A** can unlock the ciphered key **c** to retrieve the **k**.
- The attached **B**-signature is still needed for checking its source.

6. Cryptosystem (13/14) Completed solution

Side A tests the key k. Side B acknowledges, thus finishes the handshake.



- A tests the newly received key k.
- Now, the handshake is over. Typical cipher algorithm is now used.


6. Cryptosystem (14/14) Summary

- The primary goal of a cryptosystem is about solving the <u>eavesdropping</u> problem.
 - ⇒ Thus, solving the *Integrity* and *Confidentiality* problems.
- A cryptosystem usually assumes that the **sender** and **receiver** themselves are <u>trusted</u> (i.e., the sender and receiver **devices** are <u>not compromised</u>).
 - ⇒ Therefore, a <u>truly completed</u> cryptosystem needs a **TPM/TEE** with *secure boot*. Furthermore, **TPM/TEE** + *secure boot* also solve the *Authentication*, *Non-repudiation*, and *Availability* problems.
- A typical cryptosystem needs a *hash*, a *cipher*, and a *crypto-key* scheme.

 If we view cryptosystem as a stage, then *hash*, *cipher*, and *crypto-key* are <u>roles</u> to be played, **not** <u>actors</u>. ⇒ <u>Actors</u> can be **changed**, but the <u>roles</u> are **not**.

 For example: *SHA*, *AES*, and *RSA* are <u>actors</u> to play the <u>roles</u> of *hash*, *cipher*, and *crypto-key*, respectively.





THANK YOU