

Course


RISC-V Computer System Integration

「Lecture 2」 VexRiscv: a simple 32-bit MCU

Hoang Trong Thuc

2023/9





Outline

- 1. Introduction
- 2. Git clone, make, and self-test
- 3. Debug using OpenOCD
- 4. Briey SoC and debug with Eclipse
- 5. Practice: make a clock using timer





Outline

- 1. Introduction
- 2. Git clone, make, and self-test
- 3. Debug using OpenOCD
- 4. Briey SoC and debug with Eclipse
- 5. Practice: make a clock using timer

1. Introduction (1/2)

Reference link:

(Original)

https://github.com/SpinalHDL/VexRiscv

(Modified)

https://github.com/thuchoang90/VexRiscv

*Note: the project was written using the <u>SpinalHDL</u> library (not the Chisel library), but the language is still Scala. Thus, the compile flow is similar to Chisel:

Scala $(+SpinalHDL) \rightarrow Java \rightarrow FIRRTL \rightarrow Verilog$

The **VexRiscv** core has three main build options:

- Small: RV32I
- Full: RV32IM
- Linux: RV32IMA

(and other sub-options)

VexRiscv small (RV32I, 0.52 DMIPS/Mhz, no datapath bypass, no interrupt)

VexRiscv small (RV32I, 0.52 DMIPS/Mhz, no datapath bypass)

VexRiscv small and productive (RV32I, 0.82 DMIPS/Mhz)

VexRiscv small and productive with I\$ (RV32I, 0.70 DMIPS/Mhz, 4KB-I\$)

VexRiscv full no cache (RV32IM, 1.21 DMIPS/Mhz 2.30 Coremark/Mhz, single cycle barrel shifter, debug module, catch exceptions, static branch)


VexRiscv full (RV32IM, 1.21 DMIPS/Mhz 2.30 Coremark/Mhz with cache trashing, 4KB-I\$,4KB-D\$, single cycle barrel shifter, debug module, catch exceptions, static branch)

VexRiscv full max perf (HZ*IPC) -> (RV32IM, 1.38 DMIPS/Mhz 2.57 Coremark/Mhz, 8KB-I\$,8KB-D\$, single cycle barrel shifter, debug module, catch exceptions, dynamic branch prediction in the fetch stage, branch and shift operations done in the Execute stage)

VexRiscv full with MMU (RV32IM, 1.24 DMIPS/Mhz 2.35 Coremark/Mhz, with cache trashing, 4KB-I\$, 4KB-D\$, single cycle barrel shifter, debug module, catch exceptions, dynamic branch, MMU)

VexRiscv linux balanced (RV32IMA, 1.21 DMIPS/Mhz 2.27 Coremark/Mhz, with cache trashing, 4KB-I\$, 4KB-D\$, single cycle barrel shifter, catch exceptions, static branch, MMU, Supervisor, Compatible with mainstream linux)

1. Introduction (2/2)



Briey SoC

Based on the core processor of VexRiscv, a completed MCU called **Briey SoC** was developed.

Briey SoC includes:

- VexRicv core
- Memory
- Peripherals





Outline

- 1. Introduction
- 2. Git clone, make, and self-test
- 3. Debug using OpenOCD
- 4. Briey SoC and debug with Eclipse
- 5. Practice: make a clock using timer

2. Git clone, make, and self-test (1/5) \$ git clone

*Note: you can follow the guide **I.a**) in:

https://thuchoang90.github.io/project/2020/07/23/VexRiscv

First, git clone. From your home folder:

```
$ git clone https://github.com/thuchoang90/VexRiscv.git
$ cd VexRiscv/
$ git submodule update --init --recursive
```

After git clone and submodule update:

```
thuc@thuc-Ubuntu:~$ git clone https://github.com/thuchoang90/VexRiscv.git
Cloning into 'VexRiscy'...
remote: Enumerating objects: 14901, done.
remote: Counting objects: 100% (4326/4326), done.
remote: Compressing objects: 100% (1264/1264), done.
remote: Total 14901 (delta 3129), reused 3180 (delta 3052), pack-reused 10575
Receiving objects: 100% (14901/14901), 12.67 MiB | 17.16 MiB/s, done.
Resolving deltas: 100% (8896/8896), done.
thuc@thuc-Ubuntu:~$ cd VexRiscv/
thuc@thuc-Ubuntu:~/VexRiscv$ git submodule update --init --recursive
Submodule 'src/test/resources/VexRiscvRegressionData' (https://github.com/Spinal
HDL/VexRiscvRegressionData.git) registered for path 'src/test/resources/VexRiscv
RegressionData'
Cloning into '/home/thuc/VexRiscv/src/test/resources/VexRiscvRegressionData'...
Submodule path 'src/test/resources/VexRiscvRegressionData': checked out '539398c
1481203a51115b5f1228ea961f0ac9bd3'
thuc@thuc-Ubuntu:~/VexRiscv$
```

2. Git clone, make, and self-test (2/5) Make

For make, there are three options:

```
for smallest CPU:
    $ sbt "runMain vexriscv.demo.GenSmallest"

for GenFull CPU:
    $ sbt "runMain vexriscv.demo.GenFull"

for Linux CPU:
    $ sbt "runMain vexriscv.demo.LinuxGen"
```

The terminal shows the result after the **GenFull**:

```
[info] Some errors like unused import referring to a non-existent class might no
t be reported.
[info]
[info] package vexriscv.demo.smp
[info] ^
warn] there were 40 deprecation warnings; re-run with -deprecation for details
[warn] there were two feature warnings; re-run with -feature for details
[warn] three warnings found
[info] running (fork) vexriscv.demo.GenFull
3fe9d5b8
[info] [Runtime] JVM max memory : 27305.0MiB
[info] [Runtime] Current date : 2022.10.16 23:10:10
[info] [Progress] at 0.000 : Elaborate components
[info] [Warning] This VexRiscv configuration is set without software ebreak inst
ruction support. Some software may rely on it (ex: Rust). (This isn't related to
JTAG ebreak)
[info] [Progress] at 0.601 : Checks and transforms
[info] [Progress] at 0.788 : Generate Verilog
[info] [Warning] 218 signals were pruned. You can call printPruned on the backen
report to get more informations.
[info] [Done] at 0.912
[success] Total time: 27 s, completed Oct 16, 2022 11:10:11 PM
thuc@thuc-Ubuntu:~/VexRiscvS
```

2. Git clone, make, and self-test (3/5) Verilog file

After GenSmallest or GenFull or LinuxGen, a Verilog file is created in the

<u>VexRiscv</u> folder:

```
thuc@thuc-Ubuntu:~/VexRiscv$ ls
assets cpu0.yaml LICENSE README.md src tools.sh
build.sbt doc project scripts target VexRiscv.v
thuc@thuc-Ubuntu:~/VexRiscv$
```

That file contains the processor that we just generated:

```
// Generator : SpinalHDL v1.7.3
                                   git head : ed8004c489ee8
e9d5b8
// Component : VexRiscv
// Git hash : 68fd8b22a5e8ba41c84b3ed5aa729459d9484900
 timescale 1ns/1ps
 odule VexRiscv (
  output
                      dBus cmd valid,
  input
                      dBus cmd ready,
                      dBus cmd payload wr,
  output
                      dBus cmd payload uncached,
 output
  output
             [31:0]
                      dBus cmd payload address,
  output
             [31:0]
                      dBus cmd payload data,
  output
                      dBus_cmd_payload_mask,
             [3:0]
 output
             [2:0]
                      dBus cmd payload size,
                      dBus cmd payload last,
  output
  input
                      dBus rsp valid.
  input
                      dBus rsp payload last,
                      dBus rsp payload data,
  input
             [31:0]
                      dBus_rsp_payload_error,
  input
  input
                      timerInterrupt,
  input
                      externalInterrupt,
  input
                      softwareInterrupt,
  input
                      debug bus cmd valid,
                      debug bus cmd ready,
  output reg
                      debug bus cmd payload wr,
  input
                      debug_bus_cmd_payload_address,
  input
             [7:0]
                      debug bus cmd payload data,
  input
             [31:0]
                      debug bus rsp data,
  output reg [31:0]
  output
                      debug resetOut,
                      iBus cmd valid,
  output
  input
                      iBus_cmd_ready,
  output reg [31:0]
                      iBus cmd payload address,
                      iBus cmd payload size,
  output
             [2:0]
  input
                      iBus_rsp_valid,
```

2. Git clone, make, and self-test (4/5) Self-test

For each case (smallest, full, linux), there is a self-test script using Verilator.

First, go to:

\$ cd src/test/cpp/regression/

Then, run the Verilator self-test for each case:

for GenSmallest:

\$ make clean run IBUS=SIMPLE DBUS=SIMPLE CSR=no MMU=no DEBUG_PLUGIN=no
MUL=no DIV=no

for GenFull:

\$ make clean run

for LinuxGen:

\$ make clean run IBUS=CACHED DBUS=CACHED DEBUG_PLUGIN=STD DHRYSTONE=yes
SUPERVISOR=yes MMU=yes CSR=yes DEBUG_PLUGIN=no COMPRESSED=no MUL=yes
DIV=yes LRSC=yes AMO=yes REDO=10 TRACE=no COREMARK=yes
LINUX_REGRESSION=yes

2. Git clone, make, and self-test (5/5) Self-test

The terminal shows the result after the **GenFull** self-test:

```
Int_1_Loc:
       should be:
                    5
                    13
Int 2 Loc:
       should be:
                   13
Int 3 Loc:
       should be:
Enum Loc:
       should be:
Str 1 Loc:
                   DHRYSTONE PROGRAM, 1'ST STRING
       should be:
                   DHRYSTONE PROGRAM, 1'ST STRING
                   DHRYSTONE PROGRAM, 2'ND STRING
Str 2 Loc:
       should be:
                   DHRYSTONE PROGRAM, 2'ND STRING
Clock cycles=90494
DMIPS per Mhz:
                                         1.25
SUCCESS dhrystone03M
***************************
Had simulate 2507654 clock cycles in 1.86796 s (1342.46 Khz)
REGRESSION FAILURE 110/1094
thuc@thuc-Ubuntu:~/VexRiscv/src/test/cpp/regression$
```

^{*} Now, repeat the test with GenSmallest and GenLinux.





Outline

- 1. Introduction
- 2. Git clone, make, and self-test
- 3. Debug using OpenOCD
- 4. Briey SoC and debug with Eclipse
- 5. Practice: make a clock using timer

3. Debug using OpenOCD (1/6) OpenOCD

*Note: you can follow the guide I.c) and I.d) in:

https://thuchoang90.github.io/project/2020/07/23/VexRiscv

For debugging, first, we need to prepare the **OpenOCD** folder.

From your <u>home</u> folder:

```
$ git clone https://github.com/SpinalHDL/openocd_riscv.git vexriscv-openocd
$ cd vexriscv-openocd/
$ git submodule update --init --recursive
$ ./bootstrap
$ ./configure --enable-ftdi --enable-dummy
$ make
```


The terminal after **make**:

```
libtool: link: ranlib src/.libs/libopenocd.a
libtool: link: rm -fr src/.libs/libopenocd.lax src/.libs/libopenocd.lax
libtool: link: ( cd "src/.libs" && rm -f "libopenocd.la" && ln -s "../libopenocd
.la" "libopenocd.la" )
/bin/bash ./libtool --tag=CC --mode=link gcc -Wall -Wstrict-prototypes -Wform
at-security -Wshadow -Wextra -Wno-unused-parameter -Wbad-function-cast -Wcast-al
ign -Wredundant-decls -Wpointer-arith -Wundef -Wno-error=deprecated-declarations
 -Werror -g -02 -o src/openocd src/main.o src/libopenocd.la -lyaml ./jimtcl/l
ibjim.a
libtool: link: gcc -Wall -Wstrict-prototypes -Wformat-security -Wshadow -Wextra
-Wno-unused-parameter -Wbad-function-cast -Wcast-align -Wredundant-decls -Wpoint
er-arith -Wundef -Wno-error=deprecated-declarations -Werror -g -O2 -o src/openoc
d src/main.o src/.libs/libopenocd.a -lftdi -lusb-1.0 -lm -lyaml ./jimtcl/libjim
make[2]: Leaving directory '/home/thuc/vexriscv-openocd'
make[1]: Leaving directory '/home/thuc/vexriscv-openocd'
thuc@thuc-Ubuntu:-/vexrtscv-openocd$
```

3. Debug using OpenOCD (2/6) Debug flow

After compiling the (C/C++) software, to debug, we need three things:

- 1. The hardware (or the simulated/emulated)
- 2. OpenOCD (just installed earlier)
- 3. GDB (from the RISC-V toolchain)



3. Debug using OpenOCD (3/6) Simulated hardware

To run the simulated hardware:

```
Go to your VexRiscv folder:

$ cd VexRiscv/

Generate GenFull:

$ sbt "runMain vexriscv.demo.GenFull"

Run Verilator:

$ cd src/test/cpp/regression/

$ make clean run DEBUG_PLUGIN_EXTERNAL=yes
```

The terminal after:

```
ccache q++ -I. -MMD -I/usr/local/share/verilator/include -I/usr/local/share/ve
rilator/include/vltstd -DVM COVERAGE=0 -DVM SC=0 -DVM TRACE=0 -DVM TRACE FST=0 -
{\sf DVM\_TRACE\_VCD=0} -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign
-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -
Wno-unused-variable -Wno-shadow
                                    -std=c++11 -DREGRESSION PATH=\".//\" -DIBUS
CACHED -DIBUS DATA WIDTH=32 -DDBUS LOAD DATA WIDTH=32 -DDBUS STORE DATA WIDTH=32
 -DDBUS CACHED -DREDO=10 -pthread -Wno-unused-result -DTHREAD COUNT=32 -03 -DWIT
H RISCV REF -DTIMER INTERRUPT -DEXTERNAL INTERRUPT -DDHRYSTONE -DSTALL=1 -DCSR -
DISA TEST -DMMU -DMUL -DDIV -DDEBUG PLUGIN -DDEBUG PLUGIN STD -DDEBUG PLUGIN EXT
ERNAL -DTRACE START=0 -std=gnu++17 -Os -c -o VVexRiscv ALL.o VVexRiscv ALL.cp
Archive ar -rcs VVexRiscv ALL.a VVexRiscv ALL.o
      main.o verilated.o verilated dpi.o VVexRiscv ALL.a -pthread
Riscv
rm VVexRiscv ALL.verilator deplist.tmp
make[1]: Leaving directory <sup>T</sup>/home/thuc/VexRiscv/src/test/cpp/regression/obj dir
./obj dir/VVexRiscv
BOOT
```

3. Debug using OpenOCD (4/6) Connect to OpenOCD

Keep the <u>previous terminal</u>, **open** a <u>new terminal</u>, then:

Go to your vexriscv_openocd folder:

```
$ cd vexriscv openocd/
```

```
$ src/openocd -c "set VEXRISCV_YAML <cpu0.yaml PATH>" -f
tcl/target/vexriscv sim.cfg
```

Where the <cpu0.yaml PATH> points to the file cpu0.yaml in the VexRiscv folder.

For example:

```
thuc@thuc-Ubuntu:~/vexrtscv-openocd$ src/openocd -c "set VEXRISCV_YAML /home/thu
c/VexRiscv/cpu0.yaml" -f tcl/target/vexriscv_sim.cfg
```

The terminal after:

```
Info : starting gdb server for fpga_spinal.cpu0 on 3333
Info : Listening on port 3333 for gdb connections
requesting target halt and executing a soft reset
Info : Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections
```

The <u>previous</u> Verilator terminal:

```
./obj_dir/VVexRiscv
BOOT
CONNECTED
```

3. Debug using OpenOCD (5/6) Run software using GDB

Keep both previous terminals, open a new terminal, then:

```
Export the RISC-V toolchain:
$ export PATH=/opt/riscv/bin/:$PATH
Go to your VexRiscv folder:
$ cd VexRiscv/
Run the software with RISC-V GDB:
$ riscv64-unknown-elf-gdb src/test/resources/elf/uart.elf
$ target extended-remote localhost:3333
 monitor reset halt
 load
$ continue
After this, it should prints messages to the Verilator terminal
```

3. Debug using OpenOCD (6/6) Run software using GDB

The GDB terminal:

```
thuc@thuc-Ubuntu:~/VexRtscv$ export PATH=/opt/riscv/bin/:$PATH
thuc@thuc-Ubuntu:~/VexRiscv$ riscv64-unknown-elf-gdb src/test/resources/elf/uart.elf
GNU qdb (GDB) 8.0.50.20170724-qit
Copyright (C) 2017 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <a href="http://gnu.org/licenses/gpl.html">http://gnu.org/licenses/gpl.html</a>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law. Type "show copying"
and "show warranty" for details.
This GDB was configured as "--host=x86_64-pc-linux-gnu --target=riscv64-unknown-elf".
Type "show configuration" for configuration details.
For bug reporting instructions, please see:
<a href="http://www.gnu.org/software/gdb/bugs/>">http://www.gnu.org/software/gdb/bugs/>">http://www.gnu.org/software/gdb/bugs/>">http://www.gnu.org/software/gdb/bugs/>">
Find the GDB manual and other documentation resources online at:
<a href="http://www.gnu.org/software/gdb/documentation/">http://www.gnu.org/software/gdb/documentation/>.</a>
For help, type "help".
Type "apropos word" to search for commands related to "word"...
Reading symbols from src/test/resources/elf/uart.elf...done.
(gdb) target extended-remote localhost:3333
Remote debugging using localhost:3333
0x80000000 in ?? ()
(qdb) monitor reset halt
JTAG scan chain interrogation failed: all ones
Check JTAG interface, timings, target power, etc.
Trying to use configured scan chain anyway...
fpga spinal.bridge: IR capture error; saw 0x0f not 0x01
Bypassing JTAG setup events due to errors
(qdb) load
Loading section .yolo, size 0x1b8 lma 0x0
Loading section .text, size 0x160 lma 0x40000000
Start address 0x138, load size 792
Transfer rate: 6336 bits in <1 sec, 396 bytes/write.
(gdb) continue
```

The OpenOCD terminal:

```
Error: fpga_spinal.bridge: IR capture error; saw 0x0f not 0x01
Warn: Bypassing JTAG setup events due to errors
Info: starting gdb server for fpga_spinal.cpu0 on 3333
Info: Listening on port 3333 for gdb connections
requesting target halt and executing a soft reset
Info: Listening on port 6666 for tcl connections
Info: Listening on port 4444 for telnet connections
Info: accepting 'gdb' connection on tcp/3333
Error: JTAG scan chain interrogation failed: all ones
Error: Check JTAG interface, timings, target power, etc.
Error: Trying to use configured scan chain anyway...
Error: fpga_spinal.bridge: IR capture error; saw 0x0f not 0x01
Warn: Bypassing JTAG setup events due to errors
```

Printing in the Verilator terminal:

WXYZ0123456789abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijkl mnopgrstuvwxyzABCDEFGHIJKLMNOPORSTUVWXYZ0123456789abcdefghijklmnopgrstuvwxyzABCDEFGHIJKL MNOPQRSTUVWXYZ0123456789abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789ab cdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopqrstuvwxyzAB CDEFGHIJKLMNOPORSTUVWXYZ0123456789abcdefghijklmnopgrstuvwxyzABCDEFGHIJKLMNOPORSTUVWXYZ01 23456789abcdefghijklmnopgrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopgr stuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQR STUVWXYZ0123456789abcdefghijklmnopgrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefgh ijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopqrstuvwxyzABCDEFGH IJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ01234567 89abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopqrstuvwx yzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWX YZ0123456789abcdefqhijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefqhijklmn opgrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopgrstuvwxyzABCDEFGHIJKLMN OPORSTUVWXYZ0123456789abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPORSTUVWXYZ0123456789abcd efghijklmnopgrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ01234567





Outline

- 1. Introduction
- 2. Git clone, make, and self-test
- 3. Debug using OpenOCD
- 4. Briey SoC and debug with Eclipse
- 5. Practice: make a clock using timer

4. Briey SoC and Eclipse (1/14) Software demo

*Note: you can follow the guide II.a), II.b), and II.c) in: https://thuchoang90.github.io/project/2020/07/23/VexRiscv

Now, we make and debug the **Briey** SoC.

First, we need to prepare the Briey's software demo:

```
From your <a href="mailto:home">home</a> folder:
$ git clone https://github.com/thuchoang90/briey_software.git
```

There are several demos in the folder. For this lecture, we will use the **test** folder:

```
briey_software/test/
— build
— libs
— makefile
— resources
— src
```

4. Briey SoC and Eclipse (2/14) Make the Briey

To run software on the **Briey**, similar to the previous section, we need to prepare three things: (1) the hardware (or simulated hardware),

- (2) OpenOCD, and
- (3) GDB

First, for the hardware:

```
Go to your VexRiscv folder:

$ cd VexRiscv/

Generate the Briey SoC:

$ sbt "runMain vexriscv.demo.Briey"
```

After this, a Verilog file is generated, which contains all the Briey system that we just generated:

thuc@thuc-Ubuntu:~/vexRiscv\$ ls

```
thuc@thuc-Ubuntu:~/VexRiscv$ ls
assets build.sbt doc project scripts target
Briey.v cpu0.yaml LICENSE README.md src tools.sh
thuc@thuc-Ubuntu:~/VexRiscv$
```

4. Briey SoC and Eclipse (3/14) Verilog file

```
thuc@thuc-Ubuntu:~/VexRiscv$ ls
assets build.sbt doc project scripts target
Briey.v cpu0.yaml LICENSE README.md src tools.sh
thuc@thuc-Ubuntu:~/VexRiscv$
```

This Verilog file contains the system, including the *VexRiscv core processor*, *on-chip memory*, *off-chip memory controller*, and *APB peripherals*.

This is also the file that we use for <u>FPGA</u> and <u>VLSI</u> implementations.

```
Generator : SpinalHDL v1.7.3
                                    git head: ed8004c489e
e9d5b8
// Component : Briev
// Git hash : 68fd8b22a5e8ba41c84b3ed5aa729459d9484900
timescale 1ns/1ps
nodule Briey (
  input
                      io asyncReset.
  input
                      io axiClk,
                      io vgaClk,
  input
  input
                      io jtag tms,
                      io_jtag_tdi,
  input
  output
                      io jtag tdo,
  input
                      io_jtag_tck,
                      io sdram ADDR,
  output
             [12:0]
  output
             [1:0]
                      io sdram BA,
             [15:0]
                      io sdram DO read,
  input
             [15:0]
                      io sdram DO write,
  output
  output
             [15:0]
                      io sdram DQ writeEnable,
             [1:0]
                      io sdram DOM,
  output
  output
                      io sdram CASn,
                      io sdram_CKE,
  output
  output
                      io sdram CSn,
  output
                      io sdram RASn.
  output
                      io sdram WEn,
                      io gpioA read,
  input
             [31:0]
                      io gpioA write,
  output
             [31:0]
  output
             [31:0]
                      io gpioA writeEnable,
             [31:0]
                      io gpioB read,
  input
             [31:0]
                      io gpioB write,
  output
             [31:0]
                      io gpioB writeEnable,
  output
                      io_uart_txd,
  output
  input
                      io wart rxd,
                      io vga vSync,
  output
  output
                      io vga hSync,
Briey.v" 17525L, 872093B
```

4. Briey SoC and Eclipse (4/14) GDB → OpenOCD → Verilator

To simulate the Briey SoC via Verilator:

```
Go to your VexRiscv folder:


$ cd VexRiscv/

Run Verilator:

$ cd src/test/cpp/briey/
$ make clean run
```

The terminal after:

```
Archive ar -rcs VBriey__ALL.a VBriey__ALL.o
g++ main.o verilated.o verilated_dpi.o VBriey__ALL.a -lSDL2 -o VBriey
rm VBriey__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/thuc/VexRiscv/src/test/cpp/briey/obj_dir'
./obj_dir/VBriey
BOOT
SDRAM : MODE REGISTER DEFINITION CAS=3 burstLength=0
```



*Note: there will be a VGA box with a black screen popup.

Don't close it. Just ignore it.

4. Briey SoC and Eclipse (5/14) GDB → OpenOCD → Verilator

Now, for the OpenOCD, keep the previous Verilator terminal, open a new terminal, then:

```
Go to your vexriscy_openocd folder:
$ cd vexriscv openocd/
$ src/openocd -f tcl/interface/jtag tcp.cfg -c "set BRIEY CPU0 YAML
<cpu0.yaml PATH>" -f tcl/target/briey.cfg
Where <cpu0.yaml PATH> points to the file cpu0.yaml in the VexRiscv folder.
```

```
For example: thuc@thuc-Ubuntu:~/vexriscv-openocd$ src/openocd -f tcl/interface/jtag_tcp.cfg -c "set
                BRIEY_CPU0_YAML /home/thuc/VexRiscv/cpu0.yaml" -f tcl/target/briey.cfg
```

The terminal after:

```
Info : starting gdb server for fpga spinal.cpu0 on 3333
Info : Listening on port 3333 for gdb connections
requesting target halt and executing a soft reset
Info : Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections
```

The <u>previous</u> Verilator terminal:

```
BOOT
SDRAM : MODE REGISTER DEFINITION CAS=3 burstLength=0
CONNECTED
SDRAM : MODE REGISTER DEFINITION CAS=3 burstLength=0
```

4. Briey SoC and Eclipse (6/14) GDB → OpenOCD → Verilator

Finally, to run the software, **keep** both previous terminals, **open** a <u>new terminal</u>, then:

```
Export the RISC-V toolchain:
$ export PATH=/opt/riscv/bin:$PATH
Go to your briey_software folder:
$ cd briey software/
Run the software with RISC-V GDB:
 riscv64-unknown-elf-qdb test/build/briey.elf
  target extended-remote localhost:3333
 monitor reset halt
 load
$ continue
After this, it should prints messages to the Verilator terminal
```

4. Briey SoC and Eclipse (7/14) GDB → OpenOCD → Verilator

The GDB terminal:

thuc@thuc-Ubuntu:~\$ cd briey_software/

```
thuc@thuc-Ubuntu:~/briey_software$ export PATH=/opt/riscv/bin:$PATH
thuc@thuc-Ubuntu:~/briev_software$ riscv64-unknown-elf-gdb test/build/briey.elf
GNU qdb (GDB) 8.0.50.20170724-qit
Copyright (C) 2017 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law. Type "show copying"
and "show warranty" for details.
This GDB was configured as "--host=x86_64-pc-linux-gnu --target=riscv64-unknown-elf".
Type "show configuration" for configuration details.
For bug reporting instructions, please see:
<a href="http://www.gnu.org/software/gdb/bugs/">http://www.gnu.org/software/gdb/bugs/>.</a>
Find the GDB manual and other documentation resources online at:
<a href="http://www.gnu.org/software/gdb/documentation/">http://www.gnu.org/software/gdb/documentation/>.</a>
For help, type "help".
Type "apropos word" to search for commands related to "word"...
Reading symbols from test/build/briey.elf...done.
(gdb) target extended-remote localhost:3333
Remote debugging using localhost:3333
crtStart () at src/briey crt.S:6
        src/briey crt.S: No such file or directory.
(gdb) monitor reset halt
JTAG tap: fpga spinal.bridge tap/device found: 0x10001fff (mfg: 0x7ff (<invalid>), par
t: 0x0001, ver: 0x1)
(gdb) load
Loading section .memory, size 0x328 lma 0x40000000
Loading section .rodata, size 0x110 lma 0x40000328
Loading section .vector, size 0x13c lma 0x80000000
Start address 0x80000000, load size 1396
Transfer rate: 10 KB/sec, 465 bytes/write.
(gdb) continue
Continuing.
```

The OpenOCD terminal:

```
Info : starting gdb server for fpga_spinal.cpu0 on 3333
Info : Listening on port 3333 for gdb connections
requesting target halt and executing a soft reset
Info : Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections
Info : accepting 'gdb' connection on tcp/3333
Info : JTAG tap: fpga_spinal.bridge tap/device found: 0x10001fff (mfg: 0x7ff (<invalid >), part: 0x0001, ver: 0x1)
```

Printing in the Verilator terminal:

```
BOOT
SDRAM: MODE REGISTER DEFINITION CAS=3 burstLength=0
CONNECTED
SDRAM: MODE REGISTER DEFINITION CAS=3 burstLength=0
SDRAM: MODE REGISTER DEFINITION CAS=3 burstLength=0
Well, hello there!こんにちは。
University of Electro-Communications (UEC), Tokyo, Japan電気通信大学、東京都、日本
PHAM LAB! 範研究室!
```

4. Briey SoC and Eclipse (8/14) Eclipse

Using **Eclipse**: Eclipse is a GUI for GDB, nothing more.


→ We still need to set up the Verilator and OpenOCD terminals like before.
This time replace the GDB terminal with the Eclipse application.

Open the Eclipse by going to the installed folder and:

\$./eclipse


```
thuc@thuc-Ubuntu:~/Tools/eclipse$ ./eclipse
SLF4J: Failed to load class "org.slf4j.impl.StaticLoggerBinder".
SLF4J: Defaulting to no-operation (NOP) logger implementation
SLF4J: See http://www.slf4j.org/codes.html#StaticLoggerBinder for further details.
```

The GUI will show up: (close the Welcome tab)




4. Briey SoC and Eclipse (9/14) Eclipse

To import the **test** project folder:




File → Import



C/C++ → Existing Code as Makefile Project

→ Next


4. Briey SoC and Eclipse (10/14) Eclipse



Browse to the **briey_software/test**

 \rightarrow Choose the Cross GCC \rightarrow Finish

Project test after imported:



Now, like before, prepare the <u>Verilator</u> terminal:

```
make[1]: Leaving directory '/home/thuc/VexRiscv/src/test/cpp/briey/obj_dir'
    ./obj_dir/VBriey
BOOT
SDRAM : MODE REGISTER DEFINITION CAS=3 burstLength=0
CONNECTED
SDRAM : MODE REGISTER DEFINITION CAS=3 burstLength=0
```


And the **OpenOCD** terminal:

```
Info: starting gdb server for fpga_spinal.cpu0 on 3333
Info: Listening on port 3333 for gdb connections
requesting target halt and executing a soft reset
Info: Listening on port 6666 for tcl connections
Info: Listening on port 4444 for telnet connections
```

4. Briey SoC and Eclipse (11/14) Eclipse

Right-click on the **test** project


- → Run as (or Debug as)
- → Run Configurations...




4. Briey SoC and Eclipse (12/14) Eclipse

Double-click on the GDB OpenOCD Debugging

→ Set the build configuration to **Use Active**



4. Briey SoC and Eclipse (13/14) Eclipse




Go the the **Debugger** tab

- → Disable the **Start OpenOCD locally**
- → Browse to the RISC-V GDB toolchain
- → Set commands:

set remotetimeout 60 set arch riscv:rv32 set mem inaccessible-by-default off

4. Briey SoC and Eclipse (14/14) Eclipse



Go the the **Startup** tab

- → Disable the **Pre-run/Restart reset**
- \rightarrow Apply \rightarrow Run

After Run:

```
(899) mcause (/32)
(900) mtval (/32)
(901) mip (/32)
(1985) mtohost (/32)
(1986) mfromhost (/32)
(1987) mreset (/32)
(1988) mipi (/32)
(1989) miobase (/32)
(3137) cycle (/32)
(3138) time (/32)
(3139) instret (/32)
(3265) cycleh (/32)
(3266) timeh (/32)
(3267) instreth (/32)
(3922) mvendorid (/32)
(3923) marchid (/32)
(3924) mimpid (/32)
```

```
BOOT
SDRAM: MODE REGISTER DEFINITION CAS=3 burstLength=0
CONNECTED
SDRAM: MODE REGISTER DEFINITION CAS=3 burstLength=0
SDRAM: MODE REGISTER DEFINITION CAS=3 burstLength=0
Well, hello there! こんにちは。
University of Electro-Communications (UEC), Tokyo, Japan電気通信大学、東京都、日本
PHAM LAB! 範研究室!
```

Verilator terminal

OpenOCD terminal

* Now, let's make some changes in the test/src/briey_main.c and re-run again.






Outline

- 1. Introduction
- 2. Git clone, make, and self-test
- 3. Debug using OpenOCD
- 4. Briey SoC and debug with Eclipse
- 5. Practice: make a clock using timer

5. Practice: make a clock (1/2)




So now we can write a C/C++ code, run/debug it, and see the changes in the Verilator terminal.

5. Practice: make a clock (2/2)

For practice:

• Let's make it prints a real-time clock to the UART

Hint: use the timer peripheral to set up a 1-second tick, then adjust the print() accordingly.







THANK YOU