




「Course」 RISC-V Computer System Integration

Lecture 08 | Cryptosystem: Integration with SHA, AES, & RSA Modules

Phạm Công Kha Hoàng Trọng Thức Tháng 9/2023





Outline

- 1. Preparation
- 2. Hash function: SHA3-512
- 3. Cipher function: AES-128
- 4. Crypto-key scheme: RSA-1024
- 5. Practice






Outline

- 1. Preparation
- 2. Hash function: SHA3-512
- 3. Cipher function: AES-128
- 4. Crypto-key scheme: RSA-1024
- 5. Practice

1. Preparation (1/5) The wanted system architecture



We'll have the completed system looks like this:

- Single-core 32/64-bit Rocket
- A DDR controller for main memory
- Peripherals include two groups: utility & crypto-cores
- Utility group consists of modules necessary for working such as boot ROM, UART, SPI for MMC, etc.
- Crypto-core group consists of SHA3 (512-bit), AES (128-bit), and RSA (1024-bit).

1. Preparation (2/5) The wanted final results


Three cryptocores of AES, SHA3, and RSA are added to the system:

```
class RVCPeripheralsConfig(gpio: Int = 14) extends Config((site, here, up) => {
 case sifive.blocks.devices.uart.PeripheryUARTKey => Seq(
   sifive.blocks.devices.uart.UARTParams(0x10000000))
 case sifive.blocks.devices.gpio.PeripheryGPIOKey => Seq(
   sifive.blocks.devices.gpio.GPIOParams(0x10001000, gpio))
 case sifive.blocks.devices.spi.PeripherySPIKey => Seq(
   sifive.blocks.devices.spi.SPIParams(0x10002000))
 case sifive.blocks.devices.i2c.PeripheryI2CKey => Seq(
   sifive.blocks.devices.i2c.I2CParams(0x10003000))
 case riscvconsole.devices.aes.PeripheryAESKey => List(
   riscvconsole.devices.aes.AESParams(address =
                                                     BigInt(0x6500A000L)))
 case riscvconsole.devices.sha3.PeripherySHA3Key => List(
                                                      BigInt(0x6500B000L)))
   riscvconsole.devices.sha3.SHA3Params(address =
 case riscvconsole.devices.rsa.PeripheryRSAKey => List(
                                                    BigInt(0x6400E000L)))
   riscvconsole.devices.rsa.RSAParams(address =
```

1. Preparation (3/5) Get Verilog sources

You can get the Verilog sources of the three modules in here:

\$ git clone https://github.com/uec-hanken/crypto-opencores.git



1. Preparation (4/5) Use Arty-A7-100T

The *three crypto-cores* are quite **big**, so the **35T** version of **Arty-A7** is <u>not</u> going to be <u>enough</u>. We have to switch back to the **100T** version.

\$ vi hardware/fpga-shells/xilinx/arty_a7_100/tcl/board.tcl

Change from here:

```
# See LICENSE for license details.
set name {arty-a7-100}
set part_fpga {xc7a35ticsg324-1L}
set part_board {digilentinc.com: arty-a7-35: part0:1.0}
set bootrom_inst {rom}
```

(type i to write and esc to release)

To here:

```
# See LICENSE for license details.
set name {arty-a7-100}
set part_fpga {xc7a100ticsg324-1L}
set part_board {digilentinc.com:arty-a7-100:part0:1.0}
set bootrom_inst {rom}
```

(type: wq to save and exit)

1. Preparation (5/5) Use Arty-A7-100T

The *three crypto-cores* are quite **big**, so the **35T** version of **Arty-A7** is <u>not</u> going to be <u>enough</u>. We have to switch back to the **100T** version.

```
$ vi hardware/fpga-
shells/src/main/scala/ip/xilinx/arty100tmig/arty100tmig.scala
```

Change from here:

```
val migprj = """{<?xml version='1.0' encoding='UTF-8'?>
    <!-- IMPORTANT: This is an internal file that has been getelled the setting of the setting
```

(type i to write and esc to release)

To here:

(type: wq to save and exit)





Outline

- 1. Preparation
- 2. Hash function: SHA3-512
- 3. Cipher function: AES-128
- 4. Crypto-key scheme: RSA-1024
- 5. Practice

2. Hash function: SHA3 (1/10) The wanted result

The **SHA3** module is added to the system.

clocks = <&L1>:

L21: sha3@6500b000 {

```
compatible = "uec,sha3-0";
    reg = <0x6500b000 0x1000>;
    reg-names = "control";
};

// SHA3
nodeoffset = fdt_node_offset_by_compatible((void*)dtb_target, 0, "uec,sha3-0");
if (nodeoffset < 0) {
    kputs("\r\nCannot find 'uec,sha3-0'\r\nAborting...");
    while(1);
}
err = fdt_get_node_addr_size((void*)dtb_target, nodeoffset, &sha3_reg, NULL);
if (err < 0) {
    kputs("\r\nCannot get reg space from compatible 'uec,sha3-0''\r\nAborting...");
while(1);
}</pre>
```


Get the module pointer in software and run the hardware test

```
// TODO: From this point, insert any code
kputs("\r\n\n\nWelcome! Hello world!\r\n\n");
hwsha3_test((void*)sha3_reg);
kputs("\r\nEnd!\r\n");
// If finished, stay in a infinite loop
while(1);
//dead code
return 0;
```

Hardware test in software:

```
BOOTING RATONA:
RATONA Demo:
                   2023-09- 3-12:51:49-1a8c631-dirty
Got TL CLK: 50000000
Got NUM CORES: 1
Got TIMEBASE: 1000000
Welcome! Hello world!
Begin SHA-3 hardware test:
Software: Os 24ms 801us
0dd90aab4cddb98bb6dc6aec66e809817966f1a8ae0f586525207d
d2b0717e21c90ac78d64e607db71132bac2e92c83b9abd5a72cdff
9ce4f9e35c77eb589979
Hardware: Os Oms 93us
0dd90aab4cddb98bb6dc6aec66e809817966f1a8ae0f586525207d
d2b0717e21c90ac78d64e607db71132bac2e92c83b9abd5a72cdff
9ce4f9e35c77eb589979
SHA-3 hardware test passed!
End!
```

2. Hash function: SHA3 (2/10) Open-source module



Using available open-sources core:

https://opencores.org/projects/sha3

The core is written in Verilog HDL code

Compare to the original design, the core presented in this class has been optimized for a better performance by:

- Cut-off not using parts
- Rewrite in true RTL code for better synthesis result
- Adding buffer/register to increase speed

2. Hash function: SHA3 (3/10) Core ports

```
hoangtt@transistor:~/crypto-opencores/SHA3$ ls
f_permutation.v keccak.v padder.v padder1.v rconst2in1.v round2in1.v tb.v
```

The **keccak** module's ports.

```
module keccak(
                                  iClk,
        input
                                  iRst,
        input
                         [63:0]
                                  iData,
        input
                                  iReady,
        input
        input
                                  iLast,
        input
                         [2:0]
                                  iByte num,
                                 oBuffer full, /* to "user" module */
        output
                         [511:0]
                                 oData,
        output
        output
                                 oReady
                req
```


2. Hash function: SHA3 (4/10) Core ports

The **keccak** module's ports.

Name	Width	Direction	Description
iClk	1	In	Clock
iRst	1	In	Synchronous reset
iData	64	In	Input data
iByte_num	3	In	The byte length of <i>iData</i>
iReady	1	In	Valid for <i>iData</i>
iLast	1	In	Current <i>iData</i> is last or not
oBuffer_full	1	Out	Buffer is full or not
oData	512	Out	Hash result
oReady	1	Out	Valid for <i>oData</i>


2. Hash function: SHA3 (5/10) Waveform

Example waveform of the SHA3 module




2. Hash function: SHA3 (6/10) Waveform

Close-up of one transaction from the first data in to the hash result out



2. Hash function: SHA3 (7/10) Register-map



SHA3 module's register-map

2. Hash function: SHA3 (8/10) Register-map

```
object SHA3CtrlRegs {
  val data0 = 0x00
                              // Memory map registers
  val data1 = 0x04
                              regmap(
  val reg status = 0x08
                                SHA3CtrlReqs.data0 -> Seq(RegField(32, datas(0), RegFieldDesc("data0", "Input Value 0"))),
  val out hash 0 = 0x40
                                SHA3CtrlReqs.data1 -> Seq(RegField(32, datas(1), RegFieldDesc("data1", "Input Value 1"))),
                                SHA3CtrlRegs.reg status -> reg and status,
  val out hash 1 = 0 \times 44
                                SHA3CtrlReqs.out hash \theta -> Seq(ReqField.r(32, out hash(1*32-1,0*32), ReqFieldDesc("out hash \theta","Output SHA3 hash \theta"))),
  val out_hash 2 = 0x48
                                SHA3CtrlRegs.out_hash_1 -> Seq(RegField.r(32, out_hash(2*32-1,1*32), RegFieldDesc("out_hash_1","Output SHA3 hash 1"))),
  val out hash 3 = 0x4C
                                SHA3CtrlRegs.out_hash_2 -> Seq(RegField.r(32, out_hash(3*32-1,2*32), RegFieldDesc("out_hash_2","Output SHA3 hash 2"))),
  val out hash 4 = 0x50
                                SHA3CtrlRegs.out_hash_3 -> Seq(RegField.r(32, out_hash(4*32-1,3*32), RegFieldDesc("out_hash_3","Output SHA3 hash 3"))),
  val out hash 5 = 0x54
                                SHA3CtrlReqs.out hash 4 -> Seq(ReqField.r(32, out hash(5*32-1,4*32), ReqFieldDesc("out hash 4","Output SHA3 hash 4"))),
  val out hash 6 = 0x58
                                SHA3CtrlRegs.out hash 5 -> Seq(RegField.r(32, out_hash(6*32-1,5*32), RegFieldDesc("out_hash_5", "Output SHA3 hash 5"))),
  val out hash 7 = 0x5C
                                SHA3CtrlRegs.out_hash_6 -> Seq(RegField.r(32, out_hash(7*32-1,6*32), RegFieldDesc("out_hash_6","Output SHA3 hash 6"))),
  val out hash 8 = 0x60
                                SHA3CtrlRegs.out_hash_7 -> Seq(RegField.r(32, out_hash(8*32-1,7*32), RegFieldDesc("out_hash_7","Output SHA3 hash_7"))),
                                SHA3CtrlRegs.out hash 8 -> Seq(RegField.r(32, out hash(9*32-1,8*32), RegFieldDesc("out hash 8","Output SHA3 hash 8"))),
  val out hash 9 = 0x64
                                SHA3CtrlRegs.out hash 9 -> Seq(RegField.r(32, out hash(10*32-1,9*32), RegFieldDesc("out hash 9","Output SHA3 hash 9"))),
  val out hash a = 0x68
                                SHA3CtrlRegs.out_hash_a -> Seg(RegField.r(32, out_hash(11*32-1,10*32), RegFieldDesc("out_hash_a","Output SHA3 hash a"))),
  val out hash b = 0x6C
                                SHA3CtrlRegs.out hash b \rightarrow Seq(RegField.r(32, out hash(12*32-1,11*32), RegFieldDesc("out hash b","Output SHA3 hash b"))),
  val out hash c = 0 \times 70
                                SHA3CtrlReqs.out hash c \rightarrow Seq(RegField.r(32, out hash(13*32-1,12*32), RegFieldDesc("out hash c","Output SHA3 hash c"))),
  val out hash d = 0x74
                                SHA3CtrlReqs.out hash d \rightarrow Seq(RegField.r(32, out hash(14*32-1,13*32), RegFieldDesc("out hash d","Output SHA3 hash d"))),
  val out hash e = 0x78
                                SHA3CtrlReqs.out hash e \rightarrow Seq(ReqField.r(32, out hash(15*32-1,14*32), ReqFieldDesc("out hash e","Output SHA3 hash e"))),
  val out hash f = 0x7C
                                SHA3CtrlReqs.out hash f \rightarrow Seq(ReqField.r(32, out hash(16*32-1,15*32), ReqFieldDesc("out hash f","Output SHA3 hash f"))),
```

SHA3 module's register-map

2. Hash function: SHA3 (9/10) Register-map

SHA3 module's register-map

Address	Mode	Name	Description	
$0 \times 00 - 0 \times 04$	RW	Data	64-bit data in to hash	
0x08	RW	Status	Configuration and current Status	
0x0C - 0x3C		Reserved	Reserved	
0x40 - 0x7C	R	Out_Hash	512-bit SHA-3 hash	

Status Register (0x08)

Bits	Mode	Name	Description	
[3:0]	RW	byte_num	Number of Bytes to hash (1 to 7. 0 is all)	
[7:4]		Reserved	Reserved	
[8]	R	busy	Busy	
[9]	R	buff_full	Buffer Full	
[10]	R	out_notready	Output Not Ready	
[15:11]		Reserved	Reserved	
[16]	W	commit	Write '1' to commit current input to the Hash calculation	
[17]	RW	last	Indicates last portion of data in the input stream	
[23:18]		Reserved	Reserved	
[24]	RW	reset	Resets the hash calculator 18	

2. Hash function: SHA3 (10/10) Software pseudo-code

Software pseudo-code for using SHA-3 accelerator via registers

SHA3(message, size) 1.ref = 0;SHA3[size] = 0;2. while (size \geq 8) SHA3[block, 0:7] = message[ref + 0:7];SHA3[trigger] = 1;ref += 8; size -= 8; endwhile 3.SHA3[size] = size;SHA3[block, 0:7] = message[ref + 0:7];SHA3[last] = 1;SHA3[trigger] = 1;4. Wait for SHA3 [done]; Return SHA3[result];





Outline

- 1. Preparation
- 2. Hash function: SHA3-512
- 3. Cipher function: AES-128
- 4. Crypto-key scheme: RSA-1024
- 5. Practice

3. Cipher function: AES (1/9) The wanted result

The **AES** module is added to the system.

```
// AES
nodeoffset = fdt_node_offset_by_compatible((void*)dtb_target, 0, "uec,aes3-0");
if (nodeoffset < 0) {
    kputs("\r\nCannot find 'uec,aes3-0'\r\nAborting...");
    while(1);
}
err = fdt_get_node_addr_size((void*)dtb_target, nodeoffset, &aes_reg, NULL);
if (err < 0) {
    kputs("\r\nCannot get reg space from compatible 'uec,aes3-0'\r\nAborting...");
    while(1);
}</pre>
```


Get the module pointer in software and run the hardware test

```
// TODO: From this point, insert any code
kputs("\r\n\n\nWelcome! Hello world!\r\n\n");
hwaes_test((void*)aes_reg);
kputs("\r\nEnd!\r\n");
// If finished, stay in a infinite loop
while(1);
//dead code
return 0;
```

Hardware test in software:

```
INIT
CMD0
CMD8
ACMD41
CMD58
CMD16
 80078200 <- 00000782kB / 00000800kB
                                      BOOTING RATONA:
RATONA Demo:
                   2023-09- 3-12:45:00-1a8c631-dirty
Got TL CLK: 50000000
Got NUM CORES: 1
Got TIMEBASE: 1000000
Welcome! Hello world!
Begin AES hardware test:
Software: Os Oms 250us
b47bd73a60367a0df3ca9ea897ef6624
Hardware: Os Oms 9us
b47bd73a60367a0df3ca9ea897ef6624
AES hardware test passed!
End!
```

3. Cipher function: AES (2/9) Open-source module



Using available open-sources core https://github.com/secworks/aes

- Configuration of -128 or -256 can be changed on the fly
- Four SBOXes & four InvSBOXes are made by Lookup-table
- Fully hardware encryption / decryption

3. Cipher function: AES (3/9) Core ports

```
hoangtt@transistor:~/crypto-opencores/AES$ ls
aes_core.v aes_encipher_block.v aes_key_mem.v aes_sub_inv_sbox.v inv_mixcolumns.v tb.v
aes_decipher_block.v aes_inv_sbox.v aes_sbox.v aes_sub_sbox.v mixcolumns.v
```

TOP file

The aes_core module's ports.

```
module aes core(
                         iClk,
        input
        input
                         iRstn,
        input
                         iEncdec,
                         iInit,
        input
        input
                         iNext,
        output
                         oReady,
        input
                 [255:0] iKey,
                         iKeylen,
        input
        input
                 [127:0] iBlock,
                 [127:0] oResult,
        output
                         oResult valid
        output
```


3. Cipher function: AES (4/9) Core ports

The **aes_core** module's ports.

Name	Width	Direction	Description	
iClk	1	In	Clock	
iRstn	1	In	Synchronous reset	
iEncdec	1	In	0: Decrypt; 1: Encrypt	
iInit	1	In	Specify the init round, KeyExpansion round. When	
			asserted, the key is updated via iKey and iKeylen	
iNext	1	In	Valid for <i>iBlock</i>	
oReady	1	Out	Signal that the core is ready for a new <i>iInit</i> or <i>iNext</i>	
iKey	256	In	Key in	
iKeylen	1	In	0: use 128-bit key; 1: use 256-bit key	
iBlock	128	In	128-bit block data in	
oResult	128	Out	128-bit block data out	
oResult_valid	1	Out	Valid for <i>oResult</i>	


3. Cipher function: AES (5/9) Waveform


Example waveform of the **AES** module




3. Cipher function: AES (6/9) Waveform

Close-up of one encipher block transaction.





3. Cipher function: AES (7/9) Register-map



AES module's register-map

3. Cipher function: AES (8/9) Register-map

AES module's register-map

Address	Mode	Name	Description	
0x000 - 0x01C	RW	Key	128 or 256-bit Key	
0x020 - 0x02C	RW	Block	Block to Cypher or De-cypher	
0x030 - 0x03C	R	Result	Cypher-text or decypher-text	
0x040 - 0xFF4	-	Reserved	Reserved	
0xFF8	RW	Config	Configuration of the AES	
0xFFC	RW	Status	Status of AES calculation	

Configuration of the AES (0xFF8)

Bits	Mode	Name	Description	
[0]	RW	encdec	Encode or Decode AES	
[1]	RW	keylen	Length of the Key (0 for 128, 1 for 256)	

Status of AES calculation (0xFFC)

Bits	Mode	Name	Description	
[0]	W	init	Write '1' to encode or Decode AES	
[1]	RW	keylen	Length of the Key (0 for 128, 1 for 256)	
[2]	R	ready	AES ready	

3. Cipher function: AES (9/9) Software pseudo-code

The software pseudo-code for using **AES** accelerator via registers

```
AES_cypher(text, is256, first)
1.cyphertext = [];
 AES[config, size] = is256;
2.if(first) {
     AES[trigger, key expansion] = 1;
     Wait for AES[done];
3.AES[block] = text;
 AES[trigger, data] = 1;
4. Wait for AES [done];
 Return AES[result]
```





Outline

- 1. Preparation
- 2. Hash function: SHA3-512
- 3. Cipher function: AES-128
- 4. Crypto-key scheme: RSA-1024
- 5. Practice

4. Crypto-key scheme: RSA (1/6) The wanted result

The **RSA** module is added to the system.

```
nodeoffset = fdt_node_offset_by_compatible((void*)dtb_target, 0, "uec,rsa-0");
if (nodeoffset < 0) {
   kputs("\r\nCannot find 'uec,rsa-0'\r\nAborting...");
   while(1);
}
err = fdt_get_node_addr_size((void*)dtb_target, nodeoffset, &rsa_reg, NULL);
if (err < 0) {
   kputs("\r\nCannot get reg space from compatible 'uec,rsa-0''\r\nAborting...");
   while(1);
}</pre>
```

Get the module pointer in software and run the hardware test

```
// TODO: From this point, insert any code
kputs("\r\n\n\nWelcome! Hello world!\r\n\n");
rsa_test((void*)rsa_reg);
kputs("\r\nEnd!\r\n");
// If finished, stay in a infinite loop
while(1);
//dead code
return 0;
```

Hardware test in software:

```
2023-09- 3-12:47:01-1a8c631-dirty
RATONA Demo:
Got TL CLK: 50000000
Got NUM CORES: 1
Got TIMEBASE: 1000000
Welcome! Hello world!
Begin RSA hardware test:
Software:
5c7bce723cf4da053e503147242c6067
8c67e8c22467f0336b6d5c31f14088cb
3d6cefb648db132cb32e95092f3d9bcd
1cab51e68bd3a892ab359cdff556785a
e06708633d39a0618f9d6d70f6bdeb6b
777e7dd9acc41f19560c71a68479c8a0
7b14fb9a4c765fd292ae56dd2f2143b6
2649cc70fb604fdc5cc1ade6e29de235
Time: 88s 350ms 441us
Hardware:
5c7bce723cf4da053e503147242c6067
8c67e8c22467f0336b6d5c31f14088cb
3d6cefb648db132cb32e95092f3d9bcd
1cab51e68bd3a892ab359cdff556785a
e06708633d39a0618f9d6d70f6bdeb6b
777e7dd9acc41f19560c71a68479c8a0
7b14fb9a4c765fd292ae56dd2f2143b6
2649cc70fb604fdc5cc1ade6e29de235
Time: 1s 372ms 463us
End!
```

4. Crypto-key scheme: RSA (2/6) Core ports

```
hoangtt@transistor:~/crypto-opencores/RSA$ ls
RSA_ModExp.v RSA_addsub.v RSA_comp.v RSA_getNumBit.v

TOP file
```

The **RSA_ModExp** module's ports.

```
module RSA ModExp (
        input
                        iClk, iRstn,
        input
                         iStart,
                         iWrM, iWrE, iWrN,
        input
               [63:0]
                        iM, iE, iN,
        input
        input
                        iRdR,
        output [63:0]
                        oR,
        output
                                 );
                        oDone
                reg
```

4. Crypto-key scheme: RSA (3/6) Core ports

The **RSA_ModExp** module's ports.

PIN	DIR	WIDTH	Description			
	Control signals					
iClk	Input	1	Clock			
iRstn	Input	1	Reset low			
iStart	Input	1	Start computing			
iWrM	Input	1	Write M			
iWrE	Input	1	Write E			
iWrN	Input	1	Write N			
iRdR	Input	1	Read Result			
	Input Data					
iM	Input	64	M			
iE	Input	64	Е			
iN	Input	64	N			
	Output Data					
oR	Output	64	Result			
oDone	Output	1	Finish computing			

4. Crypto-key scheme: RSA (4/6) Design overview

The following are the Matlab codes represented for our implementation.

```
ModExp.m × MulMod.m × ModSpecial.m ×
       % require input: 0<=M<N and E>0
       % output: R=(M^E)%N
     function R = ModExp(M,E,N)
       % check legal input
       if M<0 || M>=N || E<=0
            R = 0; fprintf('Illegal inputs'); return;
        end
       % get some binary info
       e = dec2bin(E);
       e = fliplr(e);
11 -
       k = length(e);
       % init values
       Rtmp = M:
14 -
        R = 1;
15
        % loop
      - for i=1:k
            if e(i) == '1'
                R = MulMod(R, Rtmp, N);
19 -
            end
            Rtmp = MulMod(Rtmp,Rtmp,N);
20 -
21 -
        end
```

```
MulMod.m × ModSpecial.m
   ModExp.m X
        % require input: 0<A0<N and 0<B0<N
        % output: R=(A0*B0)%N
     function R = MulMod(A0, B0, N)
        % swap for the B is always the smallest
        if A0 > B0
            A = A0:
            B = B0:
        else
9 -
            A = B0:
10 -
            B = A0;
11 -
        end
12
        % get some binary info
13 -
        b = dec2bin(B);
14 -
        b = fliplr(b);
15 -
        k = length(b);
16
        % init values
17 -
        Rtmp = A;
18 -
        R = 0:
19
        % loop
      for i=1:k
20 -
21 -
            if b(i)=='1'
                R = ModSpecial(R+Rtmp,N);
23 -
            end
            Rtmp = ModSpecial(Rtmp*2,N);
24 -
25 -
        end
26 -
        end
```

RSA is considered a costly algorithm for hardware designers → we were aiming for an area-effective architecture.

4. Crypto-key scheme: RSA (5/6) Design overview

```
ModExp.m ×
        % require input: 0<=M<N and E>0
        % output: R=(M^E)%N
      - function R = ModExp(M0,E,N)
       Ebin=dec2bin(E); Ebin=fliplr(Ebin); lenE=length(Ebin);
       M=M0: R=1:
       for i=1:lenE
            Mbin=dec2bin(M); Mbin=fliplr(Mbin); lenM=length(Mbin);
            if Ebin(i) == '1'
9 -
                tmp=R; R=0;
                for j=1:lenM
10
                    if Mbin(j) == '1'
11 -
12 -
                         R=R+tmp:
13 -
                         if(R>=N) R=R-N; end
14 -
                     end
15
                     tmp=tmp*2;
                     if (tmp>=N) tmp=tmp-N; end
16 -
17
                end
18
            end
19
            tmp=M; M=0;
            for j=1:lenM
                if Mbin(j)=='1'
                    M=M+tmp;
                    if (M>=N) M=M-N; end
                end
24 -
25
                tmp=tmp*2;
                if (tmp>=N) tmp=tmp-N; end
26 -
            end
        end
```


The Matlab code that re-made based on the three functions above. The hardware followed this

code closely.


Top view of the RSA module.

Function: $oR = iM^{iE} \mod iN$

Note: RSA Genkey is not included.



4. Crypto-key scheme: RSA (6/6) Design overview




RSA module block diagram:

- Six 1024-bit registers are used to store computational values.
 - Three submodules, addsub, comp, and getNumBit are used for ±, <, and get the number of meaning LSBs.

 The addsub submodule operates on 32-bit at a time → trade-off speed for area cost.
- Finally, an FSM is used as the controller for all the activities in the module.





Outline

- 1. Preparation
- 2. Hash function: SHA3-512
- 3. Cipher function: AES-128
- 4. Crypto-key scheme: RSA-1024
- 5. Practice

5. Practice (1/1)

Exercise 1:

Add the given SHA3, AES, and RSA modules to the existing Rocket computer system.





THANK YOU