{"payload":{"header_redesign_enabled":false,"results":[{"id":"124844461","archived":false,"color":"#b2b7f8","followers":5,"has_funding_file":false,"hl_name":"hdmmY/MIPS-CPU","hl_trunc_description":"MIPS五段流水CPU设计实验 -- 华科组原课设","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":124844461,"name":"MIPS-CPU","owner_id":22133137,"owner_login":"hdmmY","updated_at":"2018-03-16T00:53:04.119Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":83,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AhdmmY%252FMIPS-CPU%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/hdmmY/MIPS-CPU/star":{"post":"81OrCJNZGvnmcVuGMOmKm2ikzsNqigDNeJ1PTaceiotF_tBteHm8E50sSsEa_KKgPi7OmdPxahDNiP7cRhcCJA"},"/hdmmY/MIPS-CPU/unstar":{"post":"mJWyLg6cK48Amifb_hKF9Gyk-Ml-ciUsEynb8ONkyYSHzlSvMZ3KqEfFAzUHmtMf34ThIKJTrsvgGulKOEuQlg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"R4NtQGo0IY-30IRv_O0Mp1WlWbgGzoJ61ju0HmcxJMC4zFUuGZ7Oij8_TQK9qHYyXp4cF76qjxw5f9PKchBknw"}}},"title":"Repository search results"}