	\$\$ Compare ↓ \$\$ Tools ↓ © View ↓ E xport ↓ = .
▶ GPU Speed Of Light Throughput	GPU Throughput Chart 🔻 🖸
High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports the sub-metric of Compute and Memory to clearly identify the highest contributor. High-level overview of the utilization for compute	chieved percentage of utilization with respect to the theoretical maximum. Breakdowns show the throughput for each individual and memory resources of the GPU presented as a roofline chart.
	Duration [us] 14.24 Elapsed Cycles [cycle] 8283
L1/TEX Cache Throughput [%] 55.95	SM Active Cycles [cycle] SM Frequency [Mhz] 5255 5255 5255 5255 5255 5255 5255 5
	DRAM Frequency [Ghz] 4.03
(i) High Throughput The kernel is utilizing greater than 80.0% of the available compute or memory performance of the devantable analyzing DRAM in the Memory Workload Analysis section.	ce. To further improve performance, work will likely need to be shifted from the most utilized to another unit. Start by
The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieve	I 3% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide for more
(I) Roofline Analysis details on roofline analysis.	
▶ PM Sampling Timeline view of PM metrics sampled periodically over the workload duration. Data is collected across multiple passes. Use this	section to understand how workload behavior changes over its runtime
Maximum Sampling Interval [cycle] 20000	# Pass Groups 1
	Dropped Samples [sample] 0
▶ Compute Workload Analysis Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the achieved instructions per clock	(IPC) and the utilization of each available pipeline. Pipelines with very high utilization might limit the overall performance.
	SM Busy [%] 10.10 Issue Slots Busy [%] 10.10
Issued Ipc Active [inst/cycle] 0.40	issue sious busy [/s]
Low Utilization Est. Local Speedup: 93.49% All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue e	nough warps per scheduler. Check the <u>> Launch Statistics</u> and <u>> Scheduler Statistics</u> sections for further details.
N. Marraya Wadda ad Anabada	Manage Chart
▶ Memory Workload Analysis Detailed analysis of the memory resources of the GPU. Memory can become a limiting factor for the overall kernel performance	
units (Max Bandwidth), or by reaching the maximum throughput of issuing memory instructions (Mem Pipes Busy). Detailed cha Memory Throughput [Gbyte/s]	rt of the memory units. Detailed tables with data for each memory unit. Mem Busy [%] 34.22
L1/TEX Hit Rate [%]	Max Bandwidth [%] 93.10 Mem Pipes Busy [%] 7.71
⚠ Memory L2 Compression The optional metric lts_average_gcomp_input_sector_success_rate.pct could not be found.	
▶ Scheduler Statistics	ρ
Summary of the activity of the schedulers issuing instructions. Each scheduler maintains a pool of warps that it can issue instruscheduler checks the state of the allocated warps in the pool (Active Warps). Active warps that are not stalled (Eligible Warps) a	etions for. The upper bound of warps in the pool (Theoretical Warps) is limited by the launch configuration. On every cycle each e ready to issue their next instruction. From the set of eligible warps the scheduler selects a single warp from which to issue one
or more instructions (Issued Warp). On cycles with no eligible warps, the issue slot is skipped and no instruction is issued. Havin	
Eligible Warps Per Scheduler [warp] 0.18	One or More Eligible [%]
Ussued Warp Per Scheduler Fyery scheduler is capable of issuing one instruction per cycle but for this kernel each scheduler.	duler only issues an instruction every 9.8 cycles. This might leave hardware resources underutilized and may lead to
Issue Slot Utilization less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocat	es an average of 5.99 active warps per scheduler, but only an average of 0.18 warps were eligible per cycle. Eligible e with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number
of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reas	ions on the <u>Varp State Statistics</u> and <u>Value Counters</u> sections.
▶ Warp State Statistics	ρ
	number of cycles spent in that state per issued instruction. Stalls are not always impacting the overall performance nor are they
completely avoidable. Only focus on stall reasons if the schedulers fail to issue every cycle. When executing a kernel with mixed Warp Cycles Per Issued Instruction [cycle] 58.85	Avg. Active Threads Per Warp
	Avg. Not Predicated Off Threads Per Warp
Long Scoreboard Stalls upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses ve	dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited rify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by frequently used data to shared memory. This stall type represents about 81.0% of the total average of 58.9 cycles
between issuing two instructions.	requesting about data to ornared memory. This orall type represents about one to the total average of our by ores
Warp Stall Check the <u>▶ Warp Stall Sampling (All Samples)</u> table for the top stall locations in your source based on samples.	ling data. The Kernel Profiling Guide provides more details on each stall reason.
▶ Instruction Statistics	ρ
Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and frequence remain upused. Using multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode's	ay of the averaged instructions. A parrow mix of instruction types implies a dependency on faw instruction pinclines, while others
Ternam unused. Osmig manipie pipelines allows maing latericles and enables parallel execution. Note that instructions, opcode t	nd 'Executed Instructions' are measured differently and can diverge if cycles are spent in system calls.
Executed Instructions [inst] 75776	nd 'Executed Instructions' are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] 473.60
Executed Instructions [inst] 75776	nd 'Executed Instructions' are measured differently and can diverge if cycles are spent in system calls.
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625	nd 'Executed Instructions' are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] Avg. Issued Instructions Per Scheduler [inst] 516.41
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables	nd 'Executed Instructions' are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] Avg. Issued Instructions Per Scheduler [inst] 516.41
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 ▶ NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput.	Avg. Executed Instructions Per Scheduler [inst] Avg. Issued Instructions Per Scheduler [inst] Avg. Issued Instructions Per Scheduler [inst] 516.41
Executed Instructions [inst] Issued Instructions [inst] NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink.	Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics	Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 ▶ NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. ▶ NVLink Tables Detailed tables with properties for each NVLink. ▶ NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs.	Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512	Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128	nd 'Executed Instructions' are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Threads [thread] 65536 Waves Per SM 1.60	nd 'Executed Instructions' are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41 O of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration Function Cache Configuration Cache Configuration Static Shared Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology NVLink Connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Threads [thread] 65536 Waves Per SM 1.60 Uses Green Context 0	Avg. Executed Instructions' are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Threads [thread] 65536 Waves Per SM 1.60 Uses Green Context 0 A wave of thread blocks is defined as the maximum number of blocks that can be executed in particular occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 thread purposes occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 thread purposes occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 thread purposes occupancy of 24.3%. Try launching a grid with	Avg. Executed Instructions' are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41 O of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration Function Cache Configuration Cache Configuration Cache Configuration Cache Static Shared Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Driver Shared Memory Per Block [byte/block] 0 Driver Shared Memory Per Block [byte/block] 0 Shared Memory Configuration Size [Kbyte] 32.77 # SMs [SM] 40
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology NVLink Topology NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Threads [thread] 65536 Waves Per SM 1.60 Uses Green Context 0 A wave of thread blocks is defined as the maximum number of blocks that can be executed in part occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 thread	Avg. Executed Instructions' are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41 O of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration Function Cache Configuration Cache Configuration Cache PreferNone Static Shared Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Driver Shared Memory Per Block [byte/block] 0 Shared Memory Configuration Size [Kbyte] 32.77 # SMs [SM] 40 rallel on the target GPU. The number of blocks in a wave depends on the number of multiprocessors and the theoretical d blocks. Under the assumption of a uniform execution duration of all thread blocks, the partial wave may account for
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Threads [thread] 65536 Waves Per SM 1.60 Uses Green Context 0 A wave of thread blocks is defined as the maximum number of blocks that can be executed in particular occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 thread up to 50.0% of the total kernel runtime with a lower occupancy of 24.3%. Try launching a grid with See the Hardware Model description for more details on launch configurations.	Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NumA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Threads [thread] 65536 Waves Per SM 1.60 Uses Green Context 0 A wave of thread blocks is defined as the maximum number of blocks that can be executed in particular occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 thread up to 50.0% of the total kernel runtime with a lower occupancy of 24.3%. Try launching a grid with See the Hardware Model description for more details on launch configurations.	Avg. Executed Instructions are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41 O O O O O O O O O O O O
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NumA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Threads [thread] 65536 Waves Per SM 1.60 Uses Green Context 0 A wave of thread blocks is defined as the maximum number of blocks that can be executed in paccupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 thread up to 50.00% of the total kernel runtime with a lower occupancy of 24.3%. Try launching a grid with See the Amazimum set of the maximum number of possible active warps. Ano does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in o typically indicates highly imbalanced workloads. Theoretical Occupancy (%)	Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41 Avg. Issued Instructions Per Scheduler [inst] 5
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Naves Per SM 55336 Waves Per SM 55336 Waves Per SM 55336 Waves Per SM 1.60 Uses Green Context 0 A wave of thread blocks is defined as the maximum number of blocks that can be executed in pacticular to the properties of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 threat up to 50.00% of the total kernel number or coupancy of 30.00 for the total kernel number or coupancy of 3.00 for the total kernel number or details on launch configurations. Decupancy Cocupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. And odes not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in ot topically indicates highly imbalanced workloads. Theoretical Occupancy [%] 100 Achieved Occupancy [%] 75.66	Avg. Executed Instructions' are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41 O O O of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration Function Cache Configuration Cache Configuration Function Cache Configuration Cache Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Driver Shared Memory Configuration Size [Kbyte] 32.77 # SMs [SM] 40 rallel on the target GPU. The number of blocks in a wave depends on the number of multiprocessors and the theoretical of blocks. Under the assumption of a uniform execution duration of all thread blocks, the partial wave may account for ino partial wave. The overall impact of this tail effect also lessens with the number of full waves executed for a grid. Block Limit Registers [block] 21 Block Limit Registers [block] 21 Block Limit Registers [block] 8
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Threads [thread] 56536 Waves Per SM 1.60 Uses Green Context 0 50.00% of the total kernel runtime with a lower occupancy of 24.3%. Try launching a grid with See the Sharoware Model description for more details on launch configurations. A wave of thread blocks is defined as the maximum number of possible active warps. And does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in otypically indicates highly imbalanced workloads. 100 Theoretical Active Warps per SM [warp] 32 Achieved Occupancy [%] 75.66 Achieved Active Warps Per SM [warp] 32 Achieved Active Warps Per SM [warp] 34.21	and Executed Instructions' are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41 O O of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration Function Cache Configuration Cache Configuration Function Cache Configuration Cache Inverse Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Shared Memory Per Block [byte/block] 0 Shared Memory Per Block [byte/block] 0 Shared Memory Configuration Size [kbyte] 32.77 # SMs [SM] 40 rallel on the target GPU. The number of blocks in a wave depends on the number of multiprocessors and the theoretical of blocks. Under the assumption of a uniform execution duration of all thread blocks, the partial wave may account for no partial wave. The overall impact of this tail effect also lessens with the number of full waves executed for a grid. Block Limit Registers [block] 21 Block Limit Registers [block] 16 Block Limit Rape [block] 8 Block Limit SM [block] 16 Block Limit SM [block] 16 Block Limit SM [block] 16
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Threads [thread] 56536 Waves Per SM 1.60 Uses Green Context 0 50.00% of the total kernel runtime with a lower occupancy of 24.3%. Try launching a grid with See the Sharoware Model description for more details on launch configurations. A wave of thread blocks is defined as the maximum number of possible active warps. And does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in otypically indicates highly imbalanced workloads. 100 Theoretical Active Warps per SM [warp] 32 Achieved Occupancy [%] 75.66 Achieved Active Warps Per SM [warp] 32 Achieved Active Warps Per SM [warp] 34.21	Arg. Executed Instructions are measured differently and can diverge if cycles are spent in system calls. Arg. Executed Instructions Per Scheduler [inst] 473.60 Arg. Issued Instructions Per Scheduler [inst] 516.41 O Of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration Function Cache Configuration CachePreferNone Static Shared Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Shared Memory Configuration Size [Kbyte] 32.77 # SMs [SM] 40 # SMs [SM] 40 Ado the target GPU. The number of blocks in a wave depends on the number of multiprocessors and the theoretical of blocks. Under the assumption of a uniform execution duration of all thread blocks, the partial wave may account for into partial wave. The overall impact of this tail effect also lessens with the number of full waves executed for a grid. Description of the partial wave occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy during execution der all performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution serious looks. Limit Shared Mem [block] 8 Block Limit Shared Mem [block] 8 Block Limit SM [block] 16 Key can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 ▶ NVLink Topology NVLink Topology NVLink Topology S NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. ▶ NVLink Tables Detailed tables with properties for each NVLink. ▶ NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. ▶ Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Threads [thread] 65536 Waves Per SM 1.60 Uses Green Context 0 A wave of thread blocks is defined as the maximum number of blocks that can be executed in paccupancy of the kernel. This kernel aunch results in 1 full waves and a partial wave of 192 thread up to 50.0% of the total kernel runtime with a lower occupancy of 24.3%. Try launching a grid with See the ⊕ Hardware Mode/ description for more details on launch configurations. ▶ Occupancy Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. Ano does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in otypically indicates highly imbalanced workloads. Theoretical Active Warps per SM [warp] 24.21 La Achieved Occupancy [%] 75.66 Achieved Occupancy The difference between calculated theoretical (100.0%) and measured achieved occupancy (75.75).	Arg. Executed Instructions are measured differently and can diverge if cycles are spent in system calls. Arg. Executed Instructions Per Scheduler [inst] 473.60 Arg. Issued Instructions Per Scheduler [inst] 516.41 O Of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration Function Cache Configuration CachePreferNone Static Shared Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Dynamic Shared Memory Per Block [byte/block] 0 Shared Memory Configuration Size [Kbyte] 32.77 # SMs [SM] 40 # SMs [SM] 40 Ado the target GPU. The number of blocks in a wave depends on the number of multiprocessors and the theoretical of blocks. Under the assumption of a uniform execution duration of all thread blocks, the partial wave may account for into partial wave. The overall impact of this tail effect also lessens with the number of full waves executed for a grid. Description of the partial wave occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy during execution der all performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution serious looks. Limit Shared Mem [block] 8 Block Limit Shared Mem [block] 8 Block Limit SM [block] 16 Key can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology InvLink Topology InvLink connections with transmit/receive throughput. NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 512 Registers Per SM 1.60 Uses Green Context 0.00 A wave Per SM 1.60 Uses Green Context 1.60 A wave of thread blocks is defined as the maximum number of blocks that can be executed in percupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel occupancy	nd Executed Instructions' are measured differently and can diverge if cycles are spent in system calls. Avg. Executed Instructions Per Scheduler [inst] 473.60 Avg. Issued Instructions Per Scheduler [inst] 516.41
Executed Instructions [inst] 75776 [asued Instructions [inst] 82625 NVLink Topology NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 118 Block Size 128 Threads [thread] 65536 Waves Per SM 1.60 Uses Green Context 500% of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 192 three occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. And does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in 0 typically indicates highly imbalanced workloads. Theoretical Active Warps per SM [warp] 32 Achieved Occupancy [8] 75.66 Achieved Active Warps per SM [warp] 32 Achieved Occupancy [8] 75.66 Achieved Active Warps Per SM [warp] 32 Achieved Occupancy [8] 75.66 Achieved Active Warps Per SM [warp] 32 Achieved Occupancy [8] 75.66 Achieved Active Warps Per SM [warp] 32 Achieved Occupancy [8] 75.66 Achieved Active Warps Per SM [warp] 32 Achieved Occupancy [8] 75.66 Achieved Active Warps Per SM [warp] 32 Achieved Occupancy [8] 75.66 Achieved Active Warps Per SM [warp] 32 Achieved Occupancy [8] 75.66 Achieved Active Warps Per SM [warp] 32 Achieved Occupancy [8] 75.66 Achieved Active Warps Per SM [warp] 75.66 Achieved Active Warps Per SM [warp] 75.66 Achieved Active Warps Per	Areage L1 Active Cycles [cycle] Arg. Executed instructions Per Scheduler [inst] Arg. Executed instructions Per Scheduler [inst] Arg. Issued Instructions Per Schedu
Executed Instructions [inst]	Are tage cuted instructions Per Scheduler [inst] 473.60 Arg. Executed instructions Per Scheduler [inst] 473.60 Arg. Issued instructions Per Scheduler [inst] 516.41
Executed instructions [inst] 75776 [saued instructions [inst] 82625 NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. Non-uniform memory access (NLMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Tail Effect 510 Est. Speedup: 50.00% Awave of thread blocks is defined as the maximum number of blocks that can be executed in pay to 50.0% of the total kernel runtime with a lower occupancy of 24.3%. Try launching a grid with See the 19 Hardware Model description for more details on launch configurations. **Nocupancy** Decupancy** See 19 SM [warp] 32 Achieved Active Warps per SM [warp] 32 Achieved Active Wa	Any Executed Instructions Per Scheduler [Inst] 473.60 Any Executed Instructions Per Scheduler [Inst] 516.41 Any Issued Instructions Per Scheduler [Inst] 516.41 Any Issued Instructions Per Scheduler [Inst] 516.41 Any Issued Instructions Per Scheduler [Inst] 616.41 Achieved Any Issued Instructions Per Scheduler [Inst] 616.41 Any Issued Instructions Per Scheduler [Instruction of Instruction of Instruction of Instruction Instructi
Executed instructions [inst] 75776 [saued instructions [inst] 82625 NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. Non-uniform memory access (NLMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division maximizes device utilization. Grid Size 512 Registers Per Thread [register/thread] 18 Block Size 128 Tail Effect 510 Est. Speedup: 50.00% Awave of thread blocks is defined as the maximum number of blocks that can be executed in pay to 50.0% of the total kernel runtime with a lower occupancy of 24.3%. Try launching a grid with See the 19 Hardware Model description for more details on launch configurations. **Nocupancy** Decupancy** See 19 SM [warp] 32 Achieved Active Warps per SM [warp] 32 Achieved Active Wa	Avg. Executed instructions Per Scheduler [inst] 473.60 Avg. Issued instructions Per Scheduler [inst] 516.41 Avg. Issued instructions Per Scheduler [inst] 516.41 Avg. Issued instructions Per Scheduler [inst] 516.41 Avg. Issued instructions Per Scheduler [inst] 616.41 Average Ling Avg. Instructions Per Scheduler [inst] 616.41 Average Ling Active Cycles [cycle] 617.41 Average Ling Ling Ling Performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution 168.41 Average Ling Ling Ling Ling Performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution 168.41 Average Ling Ling Ling Ling Ling Performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution 168.41 Average Ling Ling Ling Ling Ling Ling Performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution 168.41 Average Ling Ling Ling Ling Ling Ling Ling Ling
Executed Instructions [inst] 75776 Issued Instructions [inst] 82625 NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Topology diagram shows logical NVLink. NVLink Tables Patilification of the second of th	Avg. Executed instructions Per Scheduler [inst] 473.60 Avg. Issued instructions Per Scheduler [inst] 516.41 Avg. Issued instructions Per Scheduler [inst] 516.41 Avg. Issued instructions Per Scheduler [inst] 516.41 Avg. Issued instructions Per Scheduler [inst] 616.41 Average Ling Avg. Instructions Per Scheduler [inst] 616.41 Average Ling Active Cycles [cycle] 617.41 Average Ling Ling Ling Performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution 168.41 Average Ling Ling Ling Ling Performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution 168.41 Average Ling Ling Ling Ling Ling Performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution 168.41 Average Ling Ling Ling Ling Ling Ling Performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution 168.41 Average Ling Ling Ling Ling Ling Ling Ling Ling
Executed instructions [inst]	Avg. Executed instructions Per Scheduler [inst] 473 &60 Avg. Issued Instructions Per Scheduler [inst] 516 &41 Average Line Per Instructions Per Scheduler [inst] 516 Avg. Issued Instruction Per Scheduler [inst] 516 Avg. Issued Instructions Per Scheduler [inst] 51

Time Cycles GPU

6507 - square_kernel (512, 1, 1)x(128, 1, 1) 14.24 us 8,283 0 - Tesla T4 581.14 Mhz [25497] python3.11

Size

Result

Current

SM Frequency Process

Attributes

0