
HD74AC165/HD74ACT165

Parallel-Load 8-bit Shift Register

HITACHI

Description

This 8-bit serial shift register shifts data from Q_A to Q_H when clocked, Parallel inputs to each stage are enabled by a low level at the Shift/Load Input. Also included is a gated clock input and a complementary output from the eighth bit.


Clocking is accomplished through a 2-input NOR gate permitting one input to be used as a clock inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the Shift/Load input high enables the other clock input. Data transfer occurs on the positive going edge of the clock. Parallel loading is inhibited as long as the Shift/Load input is high. When taken low, data at the parallel inputs is loaded directly into the register independent of the state of the clock.

Features


- Outputs Source/Sink 24 mA
- HD74ACT165 has TTL-Compatible Inputs

HD74AC165/HD74ACT165

Pin Arrangement






Logic Symbol



Pin Names


A to H	Parallel Inputs
S_I	Serial Input
CP	Clock Input
S_L	Shift Load
$\overline{\text{Clock Inhibit}}$	Clock Inhibit
Q_H, \overline{Q}_H	Outputs

Truth Table

Inputs				Parallel	Internal Outputs		Outputs
S _L	$\overline{\text{Clock}}$ Inhibit	CP	S _I		Q _A	Q _B	
L	X	X	X	a h	a	b	h
H	L	L	X	X	Q _{A$\overline{\text{D}}$}	Q _{B$\overline{\text{O}}$}	Q _{HO}
H	L		H	X	H	Q _{An}	Q _{Gn}
H	L		L	X	L	Q _{An}	Q _{Cn}
H	H	X	X	X	Q _{A$\overline{\text{D}}$}	Q _{B$\overline{\text{O}}$}	Q _{HO}
H : High Voltage Level							
L : Low Voltage Level							
X : Immaterial							
 : Low-to-High Clock Transition							

HD74AC165/HD74ACT165

Logic Diagram



DC Characteristics (unless otherwise specified)

Item	Symbol	Max	Unit	Condition
Maximum quiescent supply current	I_{CC}	80	μA	$V_{IN} = V_{CC}$ or ground, $V_{CC} = 5.5 V$, $T_a = \text{Worst case}$
Maximum quiescent supply current	I_{CC}	8.0	μA	$V_{IN} = V_{CC}$ or ground, $V_{CC} = 5.5 V$, $T_a = 25^{\circ}C$
Maximum additional I_{CC} /input (HD74ACT165)	I_{CCT}	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$, $V_{CC} = 5.5 V$, $T_a = \text{Worst case}$

AC Characteristics: HD74AC165

Item	Symbol	V _{cc} (V)* ¹	Ta = +25°C C _L = 50 pF			Ta = −40°C to +85°C C _L = 50 pF		Unit
			Min	Typ	Max	Min	Max	
Maximum count frequency	f _{max}	3.3	85	—	—	70	—	MHz
		5.0	100	—	—	90	—	
Propagation delay CP to Q _H or \overline{Q}_H	t _{PLH}	3.3	1.0	11.0	17.5	1.0	20.5	ns
		5.0	1.0	8.0	11.5	1.0	13.5	
Propagation delay CP to Q _H or \overline{Q}_H	t _{PHL}	3.3	1.0	12.0	18.0	1.0	21.5	ns
		5.0	1.0	8.5	12.5	1.0	14.5	
Propagation delay H to Q _H or \overline{Q}_H	t _{PLH}	3.3	1.0	13.5	19.5	1.0	22.5	ns
		5.0	1.0	9.5	13.5	1.0	15.5	
Propagation delay H to Q _H or \overline{Q}_H	t _{PHL}	3.3	1.0	9.0	14.0	1.0	16.5	ns
		5.0	1.0	6.5	9.5	1.0	11.0	
Propagation delay S _L to Q _H or \overline{Q}_H	t _{PLH}	3.3	1.0	11.5	20.5	1.0	23.5	ns
		5.0	1.0	8.5	14.0	1.0	16.0	
Propagation delay S _L to Q _H or \overline{Q}_H	t _{PHL}	3.3	1.0	10.0	16.5	1.0	19.5	ns
		5.0	1.0	7.5	11.0	1.0	12.5	

Note: 1. Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

AC Operating Requirements: HD74AC165

Item	Symbol	V _{CC} (V)*1	Ta = +25°C C _L = 50 pF	Ta = −40°C to +85°C C _L = 50 pF		Unit
			Typ	Guaranteed Minimum		
Setup time, HIGH or LOW H to S _L	t _{su}	3.3	3.5	5.0	6.0	ns
		5.0	2.5	4.0	4.5	
Hold time, HIGH or LOW H to S _L	t _h	3.3	−1.0	0.5	0.5	ns
		5.0	−0.5	0.5	0.5	
Setup time, HIGH or LOW S _{in} to CP	t _{su}	3.3	1.0	3.5	4.0	ns
		5.0	0.5	3.0	3.5	
Hold time, HIGH or LOW S _{in} to CP	t _h	3.3	1.5	2.0	2.0	ns
		5.0	1.0	2.0	2.0	
Setup time, HIGH or LOW S _L to CP	t _{su}	3.3	3.0	5.0	6.0	ns
		5.0	2.0	4.0	4.5	
Hold time, HIGH or LOW S _L to CP	t _h	3.3	−2.0	0.0	0.0	ns
		5.0	−1.0	0.0	0.0	
Recovery time clock inhibit to CP	t _{rec}	3.3	2.5	3.5	3.5	ns
		5.0	2.0	3.0	3.0	
Clock pulse width	t _w	3.3	3.0	5.5	7.0	ns
		5.0	3.0	4.5	5.0	

Note: 1. Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

AC Characteristics: HD74ACT165

Item	Symbol	V_{CC} (V)*1	Ta = +25°C C _L = 50 pF			Ta = −40°C to +85°C C _L = 50 pF		Unit
			Min	Typ	Max	Min	Max	
Maximum count frequency	f _{max}	5.0	7.0	—	—	60	—	MHz
Propagation delay CP to Q _H or \overline{Q}_H	t _{PLH}	5.0	1.0	8.5	13.5	1.0	15.5	ns
Propagation delay CP to Q _H or \overline{Q}_H	t _{PHL}	5.0	1.0	9.5	14.0	1.0	16.5	ns
Propagation delay H to Q _H or \overline{Q}_H	t _{PLH}	5.0	1.0	10.5	13.5	1.0	15.5	ns
Propagation delay H to Q _H or \overline{Q}_H	t _{PHL}	5.0	1.0	7.5	11.0	1.0	12.5	ns
Propagation delay S _L to Q _H or \overline{Q}_H	t _{PLH}	5.0	1.0	9.5	15.0	1.0	18.0	ns
Propagation delay S _L to Q _H or \overline{Q}_H	t _{PHL}	5.0	1.0	8.5	13.0	1.0	15.5	ns

Note: 1. Voltage Range 5.0 is 5.0 V ± 0.5 V

HD74AC165/HD74ACT165




AC Operating Requirements: HD74ACT165

Item	Symbol	V _{CC} (V)*1	Ta = +25°C C _L = 50 pF	Ta = −40°C to +85°C C _L = 50 pF		Unit
			Typ	Guaranteed Minimum		
Setup time, HIGH or LOW H to S _L	t _{su}	5.0	3.0	4.0	4.5	ns
Hold time, HIGH or LOW H to S _L	t _h	5.0	−1.0	0.0	0.0	ns
Setup time, HIGH or LOW S _{in} to CP	t _{su}	5.0	0.5	3.0	3.5	ns
Hold time, HIGH or LOW S _{in} to CP	t _h	5.0	0.5	2.0	2.0	ns
Setup time, HIGH or LOW S _L to CP	t _{su}	5.0	2.0	4.0	4.5	ns
Hold time, HIGH or LOW S _L to CP	t _h	5.0	−1.5	0.0	0.0	ns
Recovery time clock inhibit to CP	t _{rec}	5.0	2.0	3.0	3.0	ns
Clock pulse width	t _w	5.0	3.5	7.0	8.0	ns




Note: 1. Voltage Range 5.0 is 5.0 V ± 0.5 V

Capacitance

Item	Symbol	Typ	Unit	Condition
Input capacitance	C _{IN}	4.5	pF	V _{CC} = 5.5 V
Power dissipation capacitance	C _{PD}	5.0	pF	V _{CC} = 5.0 V






Hitachi Code	DP-16
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	1.07 g





*Dimension including the plating thickness
Base material dimension

Hitachi Code	FP-16DA
JEDEC	—
EIAJ	Conforms
Weight (reference value)	0.24 g



*Dimension including the plating thickness
Base material dimension

Hitachi Code	FP-16DN
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	0.15 g



*Dimension including the plating thickness
 Base material dimension

Hitachi Code	TTP-16DA
JEDEC	—
EIAJ	—
Weight (reference value)	0.05 g

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL	NorthAmerica	: http://semiconductor.hitachi.com/
	Europe	: http://www.hitachi-eu.com/hel/ecg
	Asia (Singapore)	: http://www.has.hitachi.com.sg/grp3/sicd/index.htm
	Asia (Taiwan)	: http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
	Asia (HongKong)	: http://www.hitachi.com.hk/eng/bo/grp3/index.htm
	Japan	: http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1> (408) 433-0223	Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322
--	---

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building, No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.