
```
崔浩然
2020302181062
```


EDA 3-4

```
Case:
代码文件:
 module a38trans(A, B, C, OUT);
   input A, B, C;
   output[7:0] OUT;
   reg[7:0] OUT;
   always@(A, B, C, OUT)
       begin:
                a38trans
          case ({A, B, C})
              3'b000: OUT<=8'b00000001;
              3'b001: OUT<=8'b00000010;
              3'b010: OUT<=8'b00000100;
              3'b011: OUT<=8'b00001000;
              3'b100: OUT<=8'b00010000;
              3'b101: OUT<=8'b00100000;
              3'b110: OUT<=8'b01000000;
              3'b111: OUT<=8'b10000000;
           endcase
       end
 Endmodule
```

网表文件:




资源开销:



```
timescale 1 ns/ 1 ps
module a38trans_vlg_tst();
// constants
// general purpose registers
// test vector input registers
reg A;
reg B;
reg C;
// wires
wire [7:0]
           OUT;
// assign statements (if any)
a38trans i1 (
// port map - connection between master ports and signals/registers
 . A(A),
 .B(B),
 .C(C),
 . OUT (OUT)
);
initial
begin
// code that executes only once
// insert code here --> begin
#0 A=1'b0;
#0 B=1'b0;
#0 C=1'b0;
// --> end
$display("Running testbench");
end
```


```
always #1 A=^A;
always #2 B=^B;
always #4 C=^C;
always @(OUT);
// optional sensitivity list
// @(event1 or event2 or .... eventn)
Endmodule
```

If-else:




```
代码文件:
  module if38trans (a, b, c, out);
   input a, b, c;
   output[7:0] out;
   reg[7:0] out;
   reg[2:0] sel;
   always@(a, b, c, out)
       begin
           se1={a, b, c};
           if (se1==0) out=8' b00000000;
           else if (se1==1) out <=8' b000000001;
           else if (se1==2) out <=8' b00000011;
           else if (se1==3) out \leq = 8' b00000100;
           else if (se1==4) out \leq 8' b00001000;
           else if (se1==5) out <=8' b00010000;
           else if (se1==6) out <= 8' b00100000;
           else if (se1==7) out <=8' b01000000;
           else if (se1==8) out \leq 8' b100000000;
       end
  Endmodule
```

网表文件:




资源开销:




```
`timescale 1 ps/ 1 ps
module if38trans_vlg_tst();
reg a;
reg b;
reg c;
// wires
wire [7:0] out;
```

```
// assign statements (if any)
if38trans il (
// port map - connection between master ports and signals/registers
 . a (a),
 .b(b),
 .c(c),
 .out(out)
);
initial
begin
// code that executes only once
// insert code here --> begin
#0 a=1'b0;
#0 b=1'b0;
#0 c=1'b0;
// --> end
$display("Running testbench");
end
always \#1 a=^{\sim}a;
always \#2 b=^{\sim}b;
always #4 c=^{\circ}c;
always@(out);
// --> end
endmodule
```




代码文件: module mult4 (S0, S1, S2, S3, A, B, C, D, Y); input S0, S1, S2, S3, A, B, C, D; output Y; reg Y; always@(S0, S1, S2, S3, A, B, C, D) begin if (S0==0) Y=A; if (S1==0) Y=B; if (S2==0) Y=C; if (S3==0) Y=D; end Endmodule

网表文件:




资源开销:



```
仿真文件:
`timescale 1 ps/ 1 ps
module mult4_vlg_tst();
// constants
// general purpose registers
reg A;
reg B;
reg C;
reg D;
reg SO;
reg S1;
reg S2;
reg S3;
// wires
wire Y;
// assign statements (if any)
mult4 i1 (
// port map - connection between master ports and signals/registers
   . A(A),
   .B(B),
   .C(C),
   D(D)
   .SO(SO),
   . S1 (S1),
   . S2 (S2),
   . S3 (S3),
   .Y(Y)
);
initial
begin
// code that executes only once
// insert code here --> begin
#0 A=1'b0;
#0 B=1'b0;
#0 C=1'b0;
#0 D=1'b0;
#0 S1=1'b0;
#0 S2=1'b0;
#0 S3=1'b0;
#0 S0=1'b0;
// --> end
$display("Running testbench");
end
always #1 A=^{\sim}A;
always #2 B=~B;
always #3 C=~C;
always #4 D=~D;
always #5 S0=~S0;
always #6 S1=~S1;
always #7 S2=~S2;
```


```
always #8 S3=~S3;
always@(Y);
endmodule
```




EDA-3-8:

```
代码文件:
module bcd8421 (a,b,c,d,out);
input a,b,c,d;
output out;
assign out=(b&c) | a;
Endmodule
```

图表文件:




资源开销:



```
`timescale 1 ps/ 1 ps
module bcd8421_vlg_tst();
// constants
// general purpose registers
//reg eachvec;
// test vector input registers
reg a;
reg b;
reg c;
```

```
// wires
wire out;
// assign statements (if any)
bcd8421 i1 (
// port map - connection between master ports and signals/registers
   . a (a),
   .b(b),
   .c(c),
   . d(d),
   . out (out)
);
initial
begin
// code that executes only once
// insert code here --> begin
#0 a=1'b0;
#0 b=1'b0;
#0 c=1'b0;
#0 d=1'b0;
// --> end
$display("Running testbench");
end
always #1 a=~a;
always #2 b=~b;
always #4 c=~c;
always #8 d=~d;
always@(out);
// optional sensitivity list
// @(event1 or event2 or .... eventn)
//begin
// code executes for every event on sensitivity list
// insert code here --> begin
//@eachvec;
// --> end
//end
endmodule
```

reg d;




EDA-3-10


```
代码文件:
```

```
module buma (in, out);
    input [7:0] in;
    output[7:0] out;
    reg[7:0] out;
    reg[6:0] a;//a, 符号位外的低7位
    always@(in)
        begin: bu
        if (in[7]==0) out<=in;
        else begin: bum
        a=(~in[6:0]+1);
        out[7]=in[7];
        out[6:0]=a;//~in[6:0]+1;
        end
    end
Endmodule
```

图表文件:



资源开销:




```
`timescale 1 ps/ 1 ps
module buma_vlg_tst();
// constants
// general purpose registers
//reg eachvec;
// test vector input registers
reg [7:0] in;
// wires
wire [7:0] out;
```

```
// port map - connection between master ports and signals/registers
   . in (in),
   . out (out)
);
initial
begin
// code that executes only once
// insert code here --> begin
#0 in=8'b00000000;
// \longrightarrow end
$display("Running testbench");
end
always #5 in=in+1;
// optional sensitivity list
// @(event1 or event2 or .... eventn)
//begin
// code executes for every event on sensitivity list
// insert code here --> begin
//@eachvec;
// --> end
//end
Endmodule
```

// assign statements (if any)

buma il (




数逻

第一页 2020302181062 崔浩张

或 漢 大 学

WUHAN UNIVERSITY Wuhan 430072, Hubei, P.R.China 中島・衣は Tel.(027)

湿丛		
	制数2421码] 特偶林	运
ABCDJ	ABCDJ	
00001	1000d	
00010	10011	
00100	10100	
00111	10110	
0 1 0 0 0	11001	
0101d	11010	1.F=mo+m3+m12+m15
0110d	11100	= mo·mz·mz·ms
0111d	MILL	



20%18%2



WUHAN UNIVERSITY Wuhan 430072, Hubei, P.R.China 中心・女は Tel.(027)

71	Ŧ :	; ;	ĭ 41	I, I, I, I, 为O,	
					-
-	1,600	级商.	放物	出为010	-
			-		
7.8					10000
Y=	ABD	2 + Al	30, +1	iBDz + ABDz	
_ =	ABC	+ AB	C	المناصف والريب أنا فيالعنيون	1
A	B	(Y	由真值表 孩 , 该电路的功能	为判
0	0	0	1	断A.B.C是否相同,相同输	出一个
0	0	1.	0	输出0	Re-III
0	1	0	0		
0	1	1	0		
1	0	0	0		
1	0	1	0		
	1	0	0		
1	1	1	1		
					4.22
		7			
	The second		排		
N 121	11-20	10%			No. of the