```
5-6:
代码文件:
module ques5_6 (CLK, RST, EN, LOAD, COUT, DOUT, DATA);
   input CLK, EN, RST, LOAD;
   input[7:0] DATA;
   output[7:0] DOUT;
   output COUT;
   reg[7:0] Q1;
   reg COUT;
   assign DOUT = Q1;
   always @(posedge CLK or negedge RST or negedge LOAD)
       begin
           if (!RST)
              Q1 <= 0;
           else if (!LOAD)
              Q1 = DATA;
           else if (EN) begin
                  if (Q1<255)
                      Q1 \leftarrow Q1+1;
                  else
                      Q1 <= 8' b00000000;
           end
       end
   always @(Q1)
```

if (Q1==8' d255) COUT = 1'b1;

else COUT=1'b0;


网表文件:

Endmodule

2020302181062

EDA 数字逻辑第五章作业

崔浩然



资源开销:

```
Compilation Report - ques5_6
                    ques5_6.v
                            ₽  Flow Summary
Table of Contents
  Flow Summary
                                  <<Filter>>
  Flow Status
                                                                   Successful - Sat Nov 27 20:14:49 2021
  Flow Non-Default Global Settir Quartus Prime Version
                                                                   20.1.1 Build 720 11/11/2020 SJ Lite Edition

    ■ Flow Elapsed Time

                                 Revision Name
  Flow OS Summary
                                                                   ques5_6
                                 Top-level Entity Name
  Flow Log
                                                                   Cyclone IV E
                                 Family
Analysis & Synthesis
                                                                   45 / 6,272 ( < 1 %)
                                 Total logic elements
                                 Total registers
> Assembler
                                 Total pins
                                                                   21 / 92 (23 %)
> Timing Analyzer
                                 Total virtual pins
EDA Netlist Writer
                                 Total memory bits
                                                                   0 / 276,480 (0%)
   Flow Messages
                                 Embedded Multiplier 9-bit elements 0 / 30 (0%)
  Flow Suppressed Messages
                                 Total PLLs
                                                                   0/2(0%)
                                 Device
                                                                   EP4CE6E22C6
                                 Timing Models
                                                                   Final
```


仿真文件:

EN=1;

```
`timescale 1 ps/ 1 ps
module ques5_6_vlg_tst();
// constants
// general purpose registers
//reg eachvec;
// test vector input registers
reg CLK;
reg [7:0] DATA;
reg EN;
reg LOAD;
reg RST;
// wires
wire COUT;
wire [7:0]
            DOUT;
// assign statements (if any)
ques5_6 i1 (
// port map - connection between master ports and signals/registers
   . CLK (CLK),
   . COUT (COUT),
   . DATA (DATA),
   . DOUT (DOUT),
   . EN (EN),
   . LOAD (LOAD),
   . RST (RST)
initial
begin
   CLK=0;
   DATA=8' b00100100;
```

```
LOAD=1;
   RST=1;
   //COUT=0;
   //DOUT=000;
   //#100 LOAD=0;
       #100
       LOAD = 0;
       #5
       LOAD = 1;
// code that executes only once
// insert code here --> begin
// --> end
$display("Running testbench");
end
//always
// optional sensitivity list
// @(event1 or event2 or .... eventn)
//begin
always #10 CLK=~CLK;
          #100 LOAD=~LOAD;
//always
// code executes for every event on sensitivity list
// insert code here --> begin
//@eachvec;
// --> end
//end
endmodule
5-7:
代码文件:
module ques5 7 (CLK, RST, DATA, COUT, DOUT, EN, PM);
   input CLK, RST, COUT, EN;
   input[15:0] DATA;
   output[15:0] DOUT;
   output PM;
   reg FULL;
   reg[15:0] Q1;
   wire LOAD;
   always @(posedge CLK or negedge RST or posedge LOAD)
       begin
           if(!RST)
              begin
                  Q1 \le 0; FULL \le 0;
              end
           else if (LOAD)
              begin
                  Q1 \le DATA; FULL \le 1;
              end
```

```
else if(EN) begin
              Q1 \le Q1+1; FULL \le 0;
              end
       end
   assign LOAD=(Q1==16'd16);
   assign PM=FULL;
   assign DOUT=Q1;
Endmodule
```



资源开销:

```
Compilation Report - ques5_7
                     ques5_7.v
                                 Flow Summary
Table of Contents
                                  <<Filter>>
  Flow Summary

    ■ Flow Settings

                                 Flow Status
                                                                    Successful - Sat Nov 27 20:19:09 2021
  Flow Non-Default Global Settir
                                 Quartus Prime Version
                                                                    20.1.1 Build 720 11/11/2020 SJ Lite Edition
  Flow Elapsed Time
                                 Revision Name
                                                                    ques5_7
  Flow OS Summary
                                  Top-level Entity Name
                                                                    ques5_7
  Flow Log
                                                                    Cyclone IV E
                                 Family
> Analysis & Synthesis
                                  Total logic elements
                                                                    88 / 6,272 (1%)
Fitter
                                  Total registers
                                                                    17
Assembler
                                  Total pins
                                                                    37 / 92 (40 %)
Timing Analyzer
                                  Total virtual pins
EDA Netlist Writer
                                 Total memory bits
                                                                    0 / 276,480 (0%)
  Flow Messages
                                 Embedded Multiplier 9-bit elements
                                                                    0/30(0%)
  Flow Suppressed Messages
                                  Total PLLs
                                                                    0/2(0%)
                                 Device
                                                                    EP4CE6E22C6
                                  Timing Models
                                                                    Final
```

仿真文件:


COUT=0;

```
`timescale 1 ps/ 1 ps
module ques5_7_vlg_tst();
// constants
// general purpose registers
//reg eachvec;
// test vector input registers
reg CLK;
reg COUT;
reg [15:0] DATA;
reg EN;
reg RST;
// wires
wire [15:0]
             DOUT;
wire PM;
// assign statements (if any)
ques5_7 i1 (
// port map - connection between master ports and signals/registers
   . CLK (CLK),
   . COUT (COUT),
   . DATA (DATA),
   . DOUT (DOUT),
   . EN (EN),
   . PM (PM),
   . RST (RST)
initial
begin
   CLK=0;
```


```
DATA=16' d6;
   EN=1;
   RST=1;
// code that executes only once
// insert code here --> begin
// --> end
$display("Running testbench");
end
always #10 CLK=~CLK;
// optional sensitivity list
// @(event1 or event2 or .... eventn)
always@(RST)
begin
   #100 RST = RST;
   #5 RST=1;
// code executes for every event on sensitivity list
// insert code here --> begin
//@eachvec;
// --> end
end
endmodule
5-10:
代码文件:
module ques5_10(CP, PE, MR, CET, CEP, TC, Q, P);
   input CP, PE, MR, CEP, CET;
   input[3:0] P;
   output[3:0] Q;
   output TC;
   reg TC;
   reg[3:0] Q;
   always @(negedge MR or posedge CP) begin
       if(!MR) begin
           Q \le 0;
       end
       else if(!PE) begin
           Q \le P;
       end
       else if (CEP&CET) begin
           Q \le Q+1;
           if (Q==4'd9) begin
               TC \le 1;
           end
           else begin
              TC \le 0;
           end
       end
       else begin
           Q \le Q;
       end
   end
```

endmodule

网表文件:



资源开销:



仿真文件:

```
`timescale 1 ps/ 1 ps
module ques5_10_vlg_tst();
// constants
// general purpose registers
//reg eachvec;
// test vector input registers
```

```
reg CET;
reg CP;
reg MR;
reg [3:0] P;
reg PE;
// wires
wire [3:0] Q;
wire TC;
// assign statements (if any)
ques5_10 i1 (
// port map - connection between master ports and signals/registers
   . CEP (CEP),
   . CET (CET),
   . CP (CP),
   .MR(MR),
   .P(P),
   . PE (PE),
   .Q(Q),
   .TC(TC)
);
initial
begin
   CEP=1;
   CET=1;
   CP=0;
   MR=1;
   P=4' b0010;
   PE=1;
// code that executes only once
// insert code here --> begin
// --> end
$display("Running testbench");
end
always #10 CP=~CP;
// optional sensitivity list
// @(event1 or event2 or .... eventn)
always @(MR)
begin
// code executes for every event on sensitivity list
// insert code here --> begin
#128 MR=~MR;
#133 MR=1;
#64 PE=~PE;
#8 PE=1;
//@eachvec;
// --> end
end
endmodule
```


reg CEP;

5-11:

module ques5_11(rst, en, clk, trans, load, cin, cout, c); input rst, en, clk, trans, load; input[15:0] cin; output[15:0] cout; output c; reg[15:0] q; reg c; always @(posedge clk or negedge rst) begin if(!rst) begin $q \le 0$; end else if(load) q<=cin; else if (en) begin if(trans) begin $q \leq q+1$; end else $q \le q-1$; end end always @(q) begin if (q==16' d65535) c=1'b1;else c=1'b0;end assign cout=q; Endmodule

网表文件:

代码文件:



资源开销:

```
ques5_11.v
                                                                Compilation Report - ques5_11
                            ₽  Flow Summary
Table of Contents
                                  <<Filter>>
  Flow Summary
  Flow Settings
                                  Flow Status
                                                                    Successful - Sat Nov 27 20:23:41 2021
  Flow Non-Default Global Setting
                                  Quartus Prime Version
                                                                    20.1.1 Build 720 11/11/2020 SJ Lite Edition
  Flow Elapsed Time
                                  Revision Name
                                                                    ques5_11
  Flow OS Summary
                                  Top-level Entity Name
                                                                    ques5_11
  Flow Log
                                                                    Cyclone IV E
                                  Family
> Analysis & Synthesis
                                  Total logic elements
                                                                    22 / 6,272 ( < 1 %)
> Fitter
                                  Total registers
> Assembler
                                  Total pins
                                                                    38 / 92 (41 %)
> Timing Analyzer
                                  Total virtual pins
> EDA Netlist Writer
                                  Total memory bits
                                                                    0 / 276,480 (0%)
   Flow Messages
                                                                    0/30(0%)
                                  Embedded Multiplier 9-bit elements
   Flow Suppressed Messages
                                  Total PLLs
                                                                    0/2(0%)
                                  Device
                                                                    EP4CE6E22C6
                                  Timing Models
                                                                    Final
```

仿真文件:

`timescale 1 ps/ 1 ps

// insert code here --> begin

```
module ques5_11_vlg_tst();
// constants
// general purpose registers
//reg eachvec;
// test vector input registers
reg [15:0] cin;
reg clk;
reg en;
reg load;
reg rst;
reg trans;
// wires
wire [15:0]
             cout;
wire c;
// assign statements (if any)
ques5_11 i1 (
// port map - connection between master ports and signals/registers
   .cin(cin),
   .clk(clk),
   .cout(cout),
   . en (en),
   . load (load),
   . rst(rst),
   . trans(trans),
   . c (c)
initial
begin
// code that executes only once
```

```
en=1;
load=0;
rst=1;
trans=1;
// --> end
$display("Running testbench");
end
always #10 clk=~clk;
// optional sensitivity list
// @(event1 or event2 or .... eventn)
always@ (load or trans)
begin
// code executes for every event on sensitivity list
// insert code here --> begin
#24 load=~load;
#8 load=0;
#64 trans=~trans;
#64 trans=~trans;
//@eachvec;
// --> end
end
Endmodule
```

数字逻辑作业

cin=16'd24;

c1k=0;

2020802/18062 崔浩然、 数選



或浅块学

WUHAN UNIVERSITY Wuhan 430072, Hubei, P.R.China 中田·农区 Tel.(027)


恐五				
5.6	, s = 1 va j 1 g 3 s	3.		
输出函	数与激励函数	放表达式, 该电路为	Mealy型电路	
		1,=1,=1 , 1,		
次志真值	表			
输λ	现态	激励函数	次志	De-
Α	y, y,	J2 K2 J, K,	ynth ynth	
0	0 0	0011	0 1	
	0		0	
0		0011		
0	1 1	1 1 1 1	0 0 .	
1	0 0	1111		
	0 1	0011	0 0	
	10		0 1	
1	11	0011	10	
			A STATE OF THE STATE OF THE STATE OF	No. 10 1 2 2 2 3 3





Wuhan 430072, Hubei, P.R.China 中日· 改议 Tel.(027)

状态表		p.	W Indulia and	19				
现态	次志yntyntl	/输出工		4				_
424,	X=0	X=1				<u> </u>		- 10
00	01/0	11/1			7			<u>Z</u>
_0	10/0	000	<u> </u>			N.,	9	
	11/0	0/10			, a series			
	00/1	10/1	الماليل					





由状态图与状态表形。该电路为一个模四可连计数器,X=D时进行加计数, 输出工为进位信号,当X=1时实现成门计数,输出工为借价错。及Z=D不得位, Z=1借位



或浅岁

WUHAN UNIVERSITY Wuhan 430072, Hubei, P.R.China 中日・表は Tel.(027)






6 9.72214 6 6 0 1 2 4

第 页





WUHAN UNIVERSITY Tel.(027) Wuhan 430072, Hubei, P.R.China 中區·农运 Tel.(027)



1705546



第

页





或演戏学

WUHAN UNIVERSITY Wuhan 430072, Hubei, P.R.China 中日·农区 Tel.(027)

#	5.12 输λ	现态	激励函数	次态	输出
0 0 0 0 0 1 0 0 0 0 1 0 1 0 0 1 0 0 0 1 0 1 0 1 1 0 0 0 1 1 0 0 1 0 0 0 1 0 1 0 0 0 0 1 1 0 0 1 0 0 0	X X	1120	l. k. l. k.	ynth ynth	Z
0	0	190	0 d l d	0	0
0	0	0	1 d d 0		0
1 0 0 1 d 0 d 1 0 0 1 0 1 d d 1 0 0 0 1 1 0 d 1 d 0 1 0		0	d 0 0 d	1 0	1.1
1 0 1 d d 1 d 0 1 0 0 1 0 1 0 0 1 0 1 0	0		dldl.	0 0	
u l l a , u l		0 0	1 d o d	1 0	0
u l l a	1	0-1-	6 0		0
1 1 d 0 d 0		1 0	diid	0 1	0
		1	d 0 d 0		

4/4/4	2 00	0	. [].	10	124	00	0		10	,
0	0	d	d		0	d	0	1	d	
1		d	d	1		d	15	0	d	
]2					k ₂			

J2=X+4

K2=XY, +XJ, =XDY,





Wuhan 430072, Hubei, P.R.China 中日·太汉 Tel.(027)

WY Z	OU	ol	11	10_	y, xy,	00	01	11	10	
0	J	0	Ī	0	0	d	d	d	d	
	d	d	d	d		0	<u></u>	0	1	
		1.		ا			k,		5	er i

J= xyz+xyz=x0yz

K= xy2+xy2= x04

					_
A'XA	2 00	0	11	0	
0	0	1	0	0	
	0_			0	100
	THE RESERVE				

Z

7= 542+4,42

·激励幽数: 1,=X+Y,

Kz=XOY,

J, = X & J, L1 = X & J,

输出函数: Z=列土州

2020302/31062

崔浩然








中国·武汉 Tel.(027) Wuhan 430072, Hubei, P.R.China

7	敖山	1.
1	1-	_

7	1
1	10

CP	F(DR)	QA QB QC	
0		101	QAQ8 00 01 11 10
1	1]] 0	0 1 1 0
2	0		10001
3	0	0 1 1	F
4	0	0 D 1	F= QAQC + QAQBQC+ QAQBQC
5		000	= QAQC + QA (QB DQC)
6	0	100	
7		0 1 0	



在5,50控制下,先置寄存器74194 的初始状态为QAQBQC 二川然、 后多其工作在右钩串行输入旅 即在时钟脉冲下从工端鞋 的需要的脉单冲颅

1705546



页 第

