## 計算機組織 Lab2

9617145 許晏峻

```
程式碼:(灰色部分代表 lab1 以實作部份)
```

```
Test pattern:
`timescale 1ns / 1ps
module Decoder_test;
    reg Clk;
                                                  // clock signal
                                                  // 初始化
    reg Reset;
                                                  // 存指令
    reg [31:0] Instruction;
                                                  // 連接 decoder module
    Decoder uut (
         .Clk(Clk),
         .Reset(Reset),
         .Instruction(Instruction)
    );
    initial begin
         Clk = 0;
         Reset = 0;
         Instruction = 0;
         #10 Reset=1;
         #10 Reset=0;
         #100 Instruction=32'b00100000 00000000 00000001 00000011; // (ADD RO R1 R3)
         #100 Instruction=32'b00100000 00000010 00000000 00000001; // (ADD R2 R0 R1)
         #100 Instruction=32'b00010000 00000001 00000011 00000010; // (SUB R1 R3 R2)
         #100 Instruction=32'b00010000_00000011_00000010_00000000; // (SUB R3 R2 R0)
         #100 Instruction=32'b00001000 00000000 00000010 00000010; // (SL RO 2 R2)
         #100 Instruction=32'b00000100 00000001 00000011 00000000; // (SR R1 3 R0)
    end
    always
         #10 Clk = ~Clk;
endmodule
```

## ♦ Decoder :

```
`timescale 1ns / 1ps
module Decoder(Clk, Reset, Instruction);
    input wire Clk;
    input wire Reset;
    input wire [31:0] Instruction;
                                               //enable memory write
    reg MemWrite;
    reg MemRead;
                                               //enable memory
    reg [3:0] Addr;
                                               //memory address
    reg [31:0] WriteMemData;
                                               //data will store in memory
    wire [31:0] ReadData;
                                               //data read from memory
    DataMemory uut2(
         .Clk(Clk),
         .Reset(Reset),
         .Instruction(Instruction),
         .MemWrite(MemWrite),
         .MemRead(MemRead),
         .Addr(Addr),
         .WriteData(WriteMemData),
         .ReadData(ReadData)
    );
    reg RegWrite;
                                               //enable register write
                                               //write register address
    reg [1:0] WriteReg;
    reg [1:0] ReadReg1;
                                               //read register address1
                                               //read register address2
    reg [1:0] ReadReg2;
                                               //data will store load in register
    reg [31:0] WriteRegData;
    wire [31:0] ReadData1;
                                               //data read from register1
    wire [31:0] ReadData2;
                                               //data read from register2
    RegisterFile uut3(
         .Clk(Clk),
         .Reset(Reset),
         .Instruction(Instruction),
         .RegWrite(RegWrite),
         .WriteReg(WriteReg),
         .ReadReg1(ReadReg1),
         .ReadReg2(ReadReg2),
         .WriteData(WriteRegData),
         .ReadData1(ReadData1),
```

```
.ReadData2(ReadData2)
);
reg [31:0] ALUOp;
reg [31:0] A,B;
wire [31:0] ALUResult;
ALU uut4(
    .Clk(Clk),
    .Reset(Reset),
    .ALUOp(ALUOp),
    .A(A),
    .B(B),
    .ALUResult(ALUResult)
);
always@(posedge Clk)
                                          //to set enable flag
begin
    if(Reset==1)
                                          //initial
    begin
         MemWrite <= 0;
         MemRead <= 0;
         RegWrite <= 0;
    end
    else if(Instruction[31:24]==8'b1000 0000)
    begin
         MemWrite <= 0;
         MemRead <= 1;
         RegWrite <= 1;
    end
    else if(Instruction[31:24]==8'b0100 0000)
    begin
         MemWrite <= 1;
         MemRead <= 0;
         RegWrite <= 0;
    end
    else if(Instruction[31:24]==8'b0010_0000)
    begin
                                          //Add just can write to register
         MemWrite <= 0;
         MemRead <= 0;
         RegWrite <= 1;
    end
```

```
else if(Instruction[31:24]==8'b0001_0000)
     begin
                                           //Sub just can write to register
         MemWrite <= 0;
         MemRead <= 0;
         RegWrite <= 1;
     end
     else if(Instruction[31:24]==8'b0000 1000)
     begin
                                           //Shl just can write to register
         MemWrite <= 0;
         MemRead <= 0;
         RegWrite <= 1;
     end
    else if(Instruction[31:24]==8'b0000 0100)
                                           //Shr just can write to register
     begin
         MemWrite <= 0;
         MemRead <= 0;
         RegWrite <= 1;
    end
end
always@(posedge Clk)
begin
    if(Reset==0 && Instruction[31:24]==8'b1000 0000)
     begin
         Addr[3:0] <= Instruction[19:16];
         WriteReg <= Instruction[9:8];
         WriteRegData <= ReadData;
     end
     else if(Reset==0 && Instruction[31:24]==8'b0100 0000)
     begin
         Addr[3:0] <= Instruction[19:16];
         ReadReg1 <= Instruction[9:8];
         ReadReg2 <= Instruction[1:0];</pre>
         WriteMemData <= ReadData1;
     end
     else if(Reset==0 && Instruction[31:24]==8'b0010 0000)
     begin
                                                //Prepare for Add
         WriteReg <= Instruction[1:0];
                                                //rd number
         ReadReg1 <= Instruction[17:16];</pre>
                                                //rs number
         ReadReg2 <= Instruction[9:8];</pre>
                                                //rt number
         A <= ReadData1;
                                                //value in rs
         B <= ReadData2:
                                                //value in rt
```

```
WriteRegData <= ALUResult;
                                                      //Add result
               ALUOp <= 2'b00;
                                                      //select operation
          end
          else if(Reset==0 && Instruction[31:24]==8'b0001 0000)
          begin
                                                      //Prepare for Sub
               WriteReg <= Instruction[1:0];
                                                      //rd number
               ReadReg1 <= Instruction[17:16];</pre>
                                                      //rs number
               ReadReg2 <= Instruction[9:8];
                                                      //rt number
               A <= ReadData1;
                                                      //value in rs
               B <= ReadData2;
                                                      //value in rt
               WriteRegData <= ALUResult;
                                                      //Sub result
               ALUOp <= 2'b01;
                                                      //select operation
          end
          else if(Reset==0 && Instruction[31:24]==8'b0000 1000)
                                                      //Prepare for Shl
          begin
               WriteReg <= Instruction[1:0];
                                                      //rd number
               ReadReg1 <= Instruction[17:16];</pre>
                                                      //rs number
               A <= ReadData1;
                                                      //value in rs
               B <= {8'b0000 0000,Instruction[15:8]}; //number of shift left
               WriteRegData <= ALUResult;
                                                      //Shl result
              ALUOp <= 2'b10;
                                                      //select operation
          end
          else if(Reset==0 && Instruction[31:24]==8'b0000 0100)
                                                      //Prepare for Shr
          begin
               WriteReg <= Instruction[1:0];
                                                      //rd number
               ReadReg1 <= Instruction[17:16];</pre>
                                                      //rs number
               A <= ReadData1;
                                                      //value in rs
              B <= {8'b0000_0000,Instruction[15:8]}; //number of shift right
                                                      //Shr result
               WriteRegData <= ALUResult;
               ALUOp <= 2'b11;
                                                      //select operation
          end
     end
endmodule
`timescale 1ns / 1ps
module ALU(Clk, Reset, ALUOp, A, B, ALUResult,
input wire Clk;
                                                 // clock signal
input wire Reset;
```

// control signal

ALU:

input wire [1:0]ALUOp;

);

```
input wire [31:0]A,B;
                                                //operands
                                                //result
output reg [31:0]ALUResult;
always@(posedge Clk)
begin
    if(Reset==1)
    begin
                                                //initial
         ALUResult <= 0;
    end
    else
    begin
         if(ALUOp == 2'b00)
         begin
              ALUResult <= (A+B);
                                                //Add
         end
         else if(ALUOp == 2'b01)
         begin
              ALUResult <= (A-B);
                                                //Sub
         end
         else if(ALUOp == 2'b10)
         begin
                                                //Shift left
              ALUResult <= (A << B);
         end
         else if(ALUOp == 2'b11)
         begin
              ALUResult <= (A >> B);
                                              //Shift right
         end
    end
end
```

endmodule

## 實作說明:


decoder\_test.v 檔為 test pattern 負責做 clk,reset 和下指令到 instruction 中。

decoder.v 檔則負責在接到指令後做 set enable flag 的動作,且把需要的相關資訊,例如 memory address、register address 放到暫存器中傳至連結的 RegisterFile、DataMemory 和 ALU 中。

RegisterFile.v 接收從 Decoder 來的值做 input,看 enable flag 的值做 read or write。

DataMemory.v 接收從 Decoder 來的值做 input,看 enable flag 的值做 read or write。
(DataMemory 在這次 lab2 沒用到)

ALU.v 接收從 Decoder 來的 ALUOp 決定要將 A、B 做 Add、Sub、Shift Left 或 Shift Right 並將結果 值存入 ALUResult 傳回給 Decoder 再作存值得動作(傳至 RegisterFile 中)。



## 波型圖:

Messages	Messages	
	//Decoder_test/Clk //Decoder_test/Reset //Decoder_test/Instruction //Glbl/PRLD //Decoder_test/uut/WriteReg //Decoder_test/uut/ReadReg1 //Decoder_test/uut/ReadReg2 //Decoder_test/uut/ReadData1 //Decoder_test/uut/ReadData1 //Decoder_test/uut/ReadData2 //Decoder_test/uut/ReadData2 //Decoder_test/uut/ReadData2 //Decoder_test/uut/ReadData2 //Decoder_test/uut/ALUOp //Decoder_test/uut/A //Decoder_test/uut/A	00000000000000000000000000000000000000

