

I. Instruction Set

Instruction Set	Instruction	B	C	Opcode	
AND -> A	ANL A, Rn	1	1	01011111	
	ANL A, <direct>	2	1	01010101	<direct>
	ANL A, @Ri	1	1	01010111	
	ANL A, #<data>	2	1	01010100	<data>
	ANL direct, A	2	1	01010010	<direct>
OR -> A	ANL direct, #<data>	3	2	01010011	<direct>
	ORL A, Rn	1	1	01001111	
	ORL A, <direct>	2	1	01001011	<direct>
	ORL A, @Ri	1	1	01001011	
	ORL A, #<data>	2	1	01001000	<data>
XOR -> A	ORL direct, A	2	1	01000010	<direct>
	ORL direct, #<data>	3	2	01000011	<direct>
	XRL A, Rn	1	1	01101111	
	XRL A, <direct>	2	1	01101011	<direct>
	XRL A, @Ri	1	1	01101011	
rotate ACC right	XRL A, #<data>	2	1	01101000	<data>
	XRL direct, A	2	1	01100010	<direct>
	XRL direct, #<data>	3	2	01100011	<direct>
	RL A	1	1	00000011	
	RRC A	1	1	00010011	
rotate ACC left	RLC A	1	1	00110011	
rotate ACC right through C	RRC A	1	1	00110011	
rotate ACC left through C	RLC A	1	1	00110011	
swap low and high nibbles in ACC	SWAP	1	1	11000100	
set bit low	CLR C	1	1	11000011	
complement bit	CLR C	1	1	11000011	
set bit high	CLR C	1	1	11000011	
single-bit logic	CLR C	1	1	11000011	
bitwise move	CLR C	1	1	11000011	
Jump if Carry set	CLR C	1	1	11000011	
Jump if Carry clear	CLR C	1	1	11000011	
Jump if bit set	CLR C	1	1	11000011	
Jump if bit clear	CLR C	1	1	11000011	
Jump and clear bit if bit set	CLR C	1	1	11000011	
A + val -> A	CLR C	1	1	11000011	
A + val + C -> A	CLR C	1	1	11000011	
A - val -> A	CLR C	1	1	11000011	
Increment	CLR C	1	1	11000011	
Decrement	CLR C	1	1	11000011	
Multiply: low -> A, high -> B	CLR C	1	1	11000011	
A/B -> A, A%B -> B	CLR C	1	1	11000011	
dest <- src	CLR C	1	1	11000011	
no fucking clue	CLR C	1	1	11000011	
ACC <-> ext. memory	CLR C	1	1	11000011	
stack operations	CLR C	1	1	11000011	
exchange A and src	CLR C	1	1	11000011	
exchange low nibble	CLR C	1	1	11000011	
calling subroutines	CLR C	1	1	11000011	
jumping and branching	CLR C	1	1	11000011	
do nothing	CLR C	1	1	11000011	

IV. Examples

II. 8051 Organization

ROM	4K
RAM	128B
Address Bus	16b
I/O	4x 8b parallel ports, 1x serial port (all bit-addressable)

A. Components

whatthefuck.png

1) Embedded System Advantages:

- low power consumption
- small size
- rugged operating ranges
- low unit cost

B. Program Flow

	1	program & data read in and stored in main memory
Instruction Fetch Cycle	2	Instruction fetched from main memory
	3	Fetched instruction is decoded and investigated
Instruction Execution Cycle	4	Operand(s) fetched
	5	Operation performed
	6	GOTO 1

C. Addressing Modes

Implied Mode	operands are specified implicitly
Immediate Mode	operands evaluate to values
Index Mode	effective address determined by both the contents of the index register and a displacement
Register Mode	operands are register containing wanted value
Direct Mode	operands are addresses pointing to wanted value
Indirect Register Mode	operand is either R0 or R1, which contains an address pointing to wanted value

III. I/O

A. Serial Port Operation

B. Timer Operation