8051 Instruction Set

Matthew Cooper Healy

October 17, 2017

instruction	Bytes	Cycles	Opcode
ACALL	2	2	aaa10001 address
LCALL	3	2	00010010 address address
RET	1	2	00100010
RET	1	2	00110010
AJMP	2	2	aaa00001 address
LJMP	3	2	00000010 address address
SJMP	2	2	10000000 rel.address
JMP	1	2	01110011
JZ	2	2	01100000 rel.address
JNZ	2	2	01110000 rel.address
CJNE	3	2	10110101 address rel.address
CJNE	3	2	10110100 data rel.address
CJNE	3	2	10111rrr data rel.address
CJNE	3	2	1011011i data rel.address
DNJZ	2	2	11011rrr rel.address
DJNZ	3	2	11010101 address rel.address
NOP	1	1	00000000

Table 1: Branching instructions for the 8051 microcontroller

instruction	Bytes	Cycles	Opcode
XRL	1	1	01101rrr
XRL	2	1	01100101 address
XRL	1	1	0110011i
XRL	2	1	01100100 data
XRL	2	1	01100010 address
XRL	3	3	01100011 address data
CLR	1	1	11100100
CPL	1	1	11110100
RL	1	1	00100011
RLC	1	1	00110011
RR	1	1	00000011
RRC	1	1	00010011
SWAP	1	1	11000100
MOV	1	1	11101rrr
VOM	2	1	11100101 address
VOM	1	1	1110011i
VOM	2	1	01110100 data
(dir) MOV	2	2	1000011i
(dir) MOV	3	2	01110101 address data
(@r)MOV	1	1	1111011i
(@r)MOV	2	2	1010011i address
MOV @r	2	1	0111011i data
PUSH	2	2	11000000 address
POP	2	2	11010000 address
XCH	2	1	11000101 address
XCH	1	1	1100011i
XCHD	1	1	1101011i
ANL	?	?	01011rrr
ANL	?	?	01010101, address
ANL	?	?	0101011i
ANL	?	?	01010100 data
ORL	?	?	01001rrr
ORL	?	?	01000101, address
ORL	?	?	0100011i
ORL	?	?	01000100 data

Table 2: Logical instructions for the 8051 microcontroller

instruction	Bytes	Cycles	Opcode
ADD	?	?	00101rrr
ADD	?	?	00100101 address
ADD	?	?	0010011i
ADD	?	?	$00100100~\mathrm{data}$
SUBB	?	?	10011rrr
SUBB	?	?	10010101 address
SUBB	?	?	1001011i
SUBB	?	?	$10010100~\mathrm{data}$
ADDC	?	?	00111rrr
ADDC	?	?	00110101 address
ADDC	?	?	0011011i
ADDC	?	?	$00110100~\mathrm{data}$
INC	?	?	00000100
INC	?	?	00001rrr
(DPTR)INC	?	?	10100011
DEC	?	?	00010100
DEC	?	?	00011rrr
MUL	?	?	10100100
DIV	?	?	10000100

Table 3: Arithmetic instructions for the 8051 microcontroller