


Multiplexed 7-Segment Display

Engineering 155 Lab II Report

September 15th, 2021

John Hearn



Introduction:

The goal of this lab was to implement a time-multiplexing scheme to drive two 7-segment displays with a single set of FPGA I/O pins. We did so by building a simple transistor circuit to amplify the current outputted by the board.

Design Methodology:

In designing the hardware for the system, the main point of concern was using the transistors to power both displays and making sure that the resistance in the collector was high enough.

$$\frac{3.3V}{21k\Omega} = 1.65mA$$

which is in the allowable
current range for both
transistors and DIP switch!

Fig. 1: Resistor calculation

In designing the software, three SystemVerilog modules were created in Quartus. One main module where the calculations for LEDs and which display to power are done, one module to calculate the timing for which display to power (to facilitate the time-multiplexing), and one module to assign the segments high and low.

The system took in three inputs:

- clk** (board's internal 12MHz clock),
- s1** (board-mounted DIP switches),
- s2** (breadboard-mounted DIP switches)

and had four outputs:

- anode1** (logic to power display 1),
- anode2** (logic to power display 2),
- led** (LED outputs),
- seg** (indicates which segments to power)

It was decided that the displays should run at 1000Hz and using a divide-by- 2^N counter this feature was made possible. Using the equation $f_{out} = f_{clk} * (p / 2^N)$, it was found that the combination of $p = 89485$, $N = 30$ gives an accurate approximation of 1000Hz.

Technical Documentation:

```

1 module lab2_jh(input clk,
2                 input s1[3:0],
3                 input s2[3:0],
4                 output anode1,
5                 output anode2,
6                 output led[4:0],
7                 output [6:0] seg);
8
9 logic powered;
10 // Compute LED logic
11 assign led[0] = s1[0] ^ s2[0];
12 assign led[1] = (s1[1] ^ s2[1]) ^ (s1[0] & s2[0]);
13 assign led[2] = (s1[2] ^ s2[2]) ^ (s1[1] & s2[1]);
14 assign led[3] = (s1[3] ^ s2[3]) ^ (s1[2] & s2[2]);
15 assign led[4] = s1[3] & s2[3];
16
17 // if powered -> turn on display 1, compute the proper digit to display
18 // else turn on display 2, compute the proper digit to display
19 poweredSwitch(clk, powered);
20 logic num[3:0];
21
22 assign num = powered ? s2 : s1;
23 assignSegments(num, seg);
24
25 assign anode1 = powered;
26 assign anode2 = ~powered;
27
28 endmodule
29
30 // Using clock input determine which display should be powered
31 module poweredSwitch(input logic clk,
32                     output logic powered);
33
34 logic [29:0] q;
35 always_ff @(posedge clk)
36     q <= q + 89485;
37     assign powered = q[29];
38
39 endmodule
40
41 // Compute using switch inputs which segments turn on with the display
42 module assignSegments(input logic s[3:0],
43                     output logic [6:0] seg);
44
45 // Number segment display logic
46 // bits go in order g f e d c b a
47 always_comb
48     case(s[3:0])
49         4'b0000: seg = 7'b1000000;
50         4'b0001: seg = 7'b1111001;
51         4'b0010: seg = 7'b0100100;
52         4'b0011: seg = 7'b0110000;
53         4'b0100: seg = 7'b0011001;
54         4'b0101: seg = 7'b0001001;
55         4'b0110: seg = 7'b0000010;
56         4'b0111: seg = 7'b1111000;
57         4'b1000: seg = 7'b0000000;
58         4'b1001: seg = 7'b0011000;
59         4'b1010: seg = 7'b0001000;
60         4'b1011: seg = 7'b0000011;
61         4'b1100: seg = 7'b1000110;
62         4'b1101: seg = 7'b0100001;
63         4'b1110: seg = 7'b0000110;
64         4'b1111: seg = 7'b0001110;
65         default: seg = 7'b1111111;
66     endcase
67 endmodule

```

Fig. 2: SystemVerilog code




Fig. 5: Circuit schematic

Results and Discussion:

I was successful in building a time-multiplexed 7-segment display. However, at the time of writing I am running into issues with certain segments not lighting up properly in certain cases. All segments will light up with certain cases. Otherwise, the LEDs are adding up properly and the display is seamless.

If I were to redo this lab I would first refresh myself on the function of transistors and draw a circuit schematic before anything else.

Conclusion:

I feel that I was successful in completing all tasks and may have been limited by the board I was testing with. The system works as intended except for a few cases on the display, which I'm unsure is a problem with my wiring or with internal issues with the board.

This lab took roughly 15 hours to complete. A little more instruction would have been nice, but I'm sure that the point of this lab was to get us to start thinking independently more.