

Lab Assignment 3

1. Perform the following operation on a given Boolean expression:

$$F(ABC) = ABC + A (B' + C')$$

- a. Write a truth table for each Boolean expression.
- b. Draw a schematic diagram for each Boolean expression.
- c. Write a Verilog code for each Boolean expression and then test using wave form and compare with truth table whether your circuit produced same output or not?





```
module gate1 (input a,b,c, output y); assign y = ((a\&b\&c)|a\&(\sim b|\sim c)); endmodule
```

```
module tb_gate1();
 reg A,B,C;
 wire Y;
//print
//Ayushman Pranav E21cseu0245
 gate1 a1(.a(A),.b(B),.c(C),.y(Y));
 initial begin
 A=1; B=1; C=1; #5;
  $display("gate1");
  $display("A B C Result");
  $display("%b %b %b %b",A,B,C,Y);
 A=1; B=1; C=0; #5;
  $display("%b %b %b %b",A,B,C,Y);
 A=1; B=0; C=1; #5;
  $display("%b %b %b %b",A,B,C,Y);
 A=1; B=0; C=0; #5;
  $display("%b %b %b %b",A,B,C,Y);
 A=0; B=1; C=1;#5;
  $display("%b %b %b %b",A,B,C,Y);
 A=0; B=1; C=0;#5;
  $display("%b %b %b %b",A,B,C,Y);
 A=0; B=0; C=1;#5;
  $display("%b %b %b %b",A,B,C,Y);
```

```
A=0; B=0; C=0;#5;
$display("%b %b %b %b",A,B,C,Y);
end

// EP wave
initial begin
$dumpfile("dump.vcd");
$dumpvars(1);
end
```


endmodule


2. Perform the following operation on a given Boolean expression:

```
F(ABCD) = A'B'C'D' + A'BCD' + A'B'C'
```

- a. Write a truth table for each Boolean expression.
- b. Draw a schematic diagram for each Boolean expression.
- c. Write a Verilog code for each Boolean expression and then test using wave form and compare with truth table whether your circuit produced same output or not?

| | F(ABCD) = A'B'C'D' + A'BCD' + A'B'C' | | | | | | | | | | | | |
|----|--------------------------------------|---|---|---|-----|----|----|-----|--------|-------|--------|--------|--|
| | | | | | | | | | Y- | | 2 | 07 | |
| | A | B | Ċ | D | A | B | c' | D' | A'BC'D | ABCD' | A'g'c' | FABCD) | |
| | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1. | 0 | 0 | 0 | 0 | |
| _ | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |
| | l | 1 | 0 | 0 | 0 | 6 | 1 | 1 | 0 | 0 | 9 | 0 | |
| +1 | 1 | 0 | 1 | - | 6 | 1. | 0 | 0 | 0 | 0 | 0 | Q | |
| | | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | |
| | 1 | 0 | 0 | 1 | 0 | 1 | 1. | 0 | 0 | 0 | 0 | 0 | |
| | | 0 | O | 0 | D | 1 | 1 | 1 | 0 | 0 | 0 | 0 | |
| | 0 | 1 | 1 | 1 | . 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 1 | 1 | 0 | 1 | Ø | 0 | 1 | 0 | | 0 | ı | |
| | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | l | 0 | Ó | 1 | O | 1 | 1 | O | 0 | 0 | D | |
| | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 9 | 0 | |
| | 0 | 0 | 1 | 6 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 1 | L | 1 | T | 6 | 0 | 0 | 1 | 1 | |
| | 0 | 0 | 0 | 0 | 1 | 1 | 1 | - (| | 0 | 1 | 1 - | |






```
    Log

Share

[2022-04-08 10:04:57 UTC] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
A B C D Result
1 1 1 1
1 1 1 0
1 1 0 1
1 1 0 0
1 0 1 1
1 0 1 0
1 0 0 1
1 0 0 0
0 1 1 1
0 1 0 1
0 1 0 0
0 0 1 1
0 0 1 0
0 0 0 1
Finding VCD file...
./dump.vcd
[2022-04-08 10:04:59 UTC] Opening EPWave...
Done
```



```
\label{eq:module_gate1} \begin{split} & module\ gate1\ (input\ a,b,c,d,\ output\ y); \\ & assign\ y = ((\sim\!a\&\sim\!b\&\sim\!c\&\sim\!d)|(\sim\!a\&b\&c\&\sim\!d)|(\sim\!a\&\sim\!b\&\sim\!c)); \\ & end module \end{split}
```

```
module tb_gate();
reg A,B,C,D;
wire Y;
```

```
//print
//Ayushman Pranav E21cseu0245
 gate1 a1(.a(A),.b(B),.c(C),.d(D),.y(Y));
initial begin
 A=1;B=1;C=1;D=1;#5;
  $display("A B C D Result");
  $display("%b %b %b %b %b",A,B,C,D,Y);
 A=1;B=1;C=1;D=0;#5;
  $display("%b %b %b %b %b",A,B,C,D,Y);
 A=1;B=1;C=0;D=1;#5;
  $display("%b %b %b %b %b",A,B,C,D,Y);
 A=1;B=1;C=0;D=0;#5;
  $display("%b %b %b %b %b",A,B,C,D,Y);
 A=1;B=0;C=1;D=1;#5;
  $display("%b %b %b %b %b",A,B,C,D,Y);
 A=1;B=0;C=1;D=0;#5;
  $display("%b %b %b %b %b",A,B,C,D,Y);
 A=1;B=0;C=0;D=1;#5;
  $display("%b %b %b %b %b",A,B,C,D,Y);
 A=1;B=0;C=0;D=0;#5;
  $display("%b %b %b %b %b",A,B,C,D,Y);
 A=0;B=1;C=1;D=1;#5;
  $display("%b %b %b %b %b",A,B,C,D,Y);
 A=0;B=1;C=1;D=0;#5;
  $display("%b %b %b %b %b",A,B,C,D,Y);
 A=0;B=1;C=0;D=1;#5;
  $display("%b %b %b %b %b",A,B,C,D,Y);
 A=0;B=1;C=0;D=0;#5;
```


```
$display("%b %b %b %b %b",A,B,C,D,Y);
A=0;B=0;C=1;D=1;#5;
$display("%b %b %b %b %b",A,B,C,D,Y);
A=0;B=0;C=1;D=0;#5;
$display("%b %b %b %b %b",A,B,C,D,Y);
A=0;B=0;C=0;D=1;#5;
$display("%b %b %b %b %b",A,B,C,D,Y);
A=0;B=0;C=0;D=0;#5;
$display("%b %b %b %b %b",A,B,C,D,Y);
end

// EP wave
initial begin
$dumpfile("dump.vcd");
$dumpvars(1);
end
```


- 3. Representation of XOR gate using only NAND gates and perform the following operations:
 - a. Derive the Boolean expression.

endmodule

- b. Write the truth table for the above expression
- c. Write a Verilog code for each Boolean expression and then test using wave form and compare with truth table whether your circuit produced same output or not?



Logically equivalent



```
| Save |
```

```
Share

    Log

[2022-04-08 10:53:43 UTC] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
A B Result
1 1
      0
1 0
      1
      1
0 1
0 0
Finding VCD file...
./dump.vcd
[2022-04-08 10:53:44 UTC] Opening EPWave...
Done
```



```
module
```

```
gate1 (input a,b, output y);  assign \ y = \sim (\sim (a\&(\sim (a\&b)))\&\sim (b\&\sim (a\&b)));  endmodule
```

```
module tb_gate();
reg A,B;
wire Y;
//print
//Ayushman Pranav E21cseu0245
gate1 a1(.a(A),.b(B),.y(Y));
initial begin
A=1;B=1;#5;
$display("A B Result");
```

```
$display("%b %b %b",A,B,Y);
A=1;B=0;#5;
$display("%b %b %b",A,B,Y);
A=0;B=1;#5;
$display("%b %b %b",A,B,Y);
A=0;B=0;#5;
$display("%b %b %b",A,B,Y);
end

### EP wave

initial begin
$dumpfile("dump.vcd");
$dumpvars(1);
end

end


end


end

end

end
```

- 4. For the given circuit diagram do the following:
 - a. Derive the Boolean expression.
 - b. Write the truth table for the above expression
 - c. Write a Verilog code for each Boolean expression and then test using wave form and compare with truth table whether your circuit produced same output or not?







$$=(\triangle+B)=A\overline{A}+AB+\overline{B}\overline{A}+\overline{B}B$$

$$=F+AB+\overline{B}\overline{A}+F$$

$$=AB+\overline{A}\overline{B}$$

= AOB







```
module gate1 \ (input \ a,b, \ output \ y); assign \ y = \sim (\sim (\sim (a\&(\sim (a\&b)))\&\sim (b\&\sim (a\&b)))); endmodule
```

```
module tb_gate;
 reg A,B;
 wire Y;
//print
//Ayushman Pranav E21CSEU0245
  gate1 a1(.a(A),.b(B),.y(Y));
 initial
  begin
   A=1; B=1; #5;
     $display("%b %b %b",A,B,Y);
   A=1; B=0; #5;
     $display("%b %b %b",A,B,Y);
   A=0; B=1; #5;
     $display("%b %b %b",A,B,Y);
   A=0; B=0; #5;
  $display("%b %b %b",A,B,Y);
  end
```

```
initial begin
$dumpfile("dump.vcd");
$dumpvars(1);
end
```

endmodule