# GigaDevice Semiconductor Inc.

# GD32VF103 RISC-V 32-bit MCU

**Datasheet** 



# **Table of Contents**

| Tab    | le c | of Contents   | 1  |
|--------|------|---|----|
| List   | of   | Figures   | 4  |
| List   | of   | Tables  | 5  |
| 1.     | Ge   | neral description   | 7  |
| 2.     | Dev  | vice overview   | 8  |
| 2.     |      | Device information  |    |
| 2.     |      | Block diagram   |    |
| <br>2. |      | Pinouts and pin assignment                                      |    |
|        |      |   |    |
| 2.     |      | Memory map  |    |
| 2.     | 5.   | Clock tree  |    |
| 2.     | 6.   | Pin definitions   |    |
|        | 2.6. |   |    |
|        | 2.6. | •   |    |
|        | 2.6. | •   |    |
|        | 2.6. | 4. GD32VF103Tx QFN36 pin definitions                            | 33 |
| 3.     | Fur  | nctional description  | 36 |
| 3.     | 1.   | System and memory architecture                                  | 36 |
| 3.     | 2.   | On-chip memory  | 36 |
| 3.     | 3.   | Clock, reset and supply management                              | 36 |
| 3.     | 4.   | Boot modes  | 37 |
| 3.     | 5.   | Power saving modes  | 38 |
| 3.     | 6.   | Analog to digital converter (ADC)                               |    |
|        | 7.   | Digital to analog converter (DAC)                               |    |
| 3.     |      | DMA   |    |
| 3.     |      | General-purpose inputs/outputs (GPIOs)                          |    |
|        |      | , ,   |    |
| 3.     | 10.  | Timers and PWM generation                                       | 40 |
| 3.     | 11.  | Real time clock (RTC)   | 41 |
| 3.     | 12.  | Inter-integrated circuit (I2C)                                  | 41 |
| 3.     | 13.  | Serial peripheral interface (SPI)                               | 42 |
| 3.     | 14.  | Universal synchronous asynchronous receiver transmitter (USART) | 42 |



|   | _     |   |      |
|---|-------|---|------|
|   | 3.15. | Inter-IC sound (I2S)                    | . 42 |
|   | 3.16. | Universal serial bus full-speed (USBFS) | . 43 |
|   | 3.17. | Controller area network (CAN)           | . 43 |
|   | 3.18. | External memory controller (EXMC)       | . 43 |
|   | 3.19. | Debug mode                              | . 43 |
|   | 3.20. | Package and operation temperature       | . 44 |
| 4 | . Ele | ctrical characteristics                 | . 45 |
|   | 4.1.  | Absolute maximum ratings                | . 45 |
|   | 4.2.  | Recommended DC characteristics          | . 45 |
|   | 4.3.  | Power consumption                       | . 47 |
|   | 4.4.  | EMC characteristics                     | . 48 |
|   | 4.5.  | Power supply supervisor characteristics | . 49 |
|   | 4.6.  | Electrical sensitivity                  | . 50 |
|   | 4.7.  | External clock characteristics          | . 50 |
|   | 4.8.  | Internal clock characteristics          | . 52 |
|   | 4.9.  | PLL characteristics                     | . 53 |
|   | 4.10. | Memory characteristics                  | . 54 |
|   | 4.11. | NRST pin characteristics                | . 54 |
|   | 4.12. | GPIO characteristics                    | . 55 |
|   | 4.13. | ADC characteristics                     | . 56 |
|   | 4.14. | Temperature sensor characteristics      | . 57 |
|   | 4.15. | DAC characteristics                     | . 57 |
|   | 4.16. | I2C characteristics                     | . 58 |
|   | 4.17. | SPI characteristics                     | . 58 |
|   | 4.18. | I2S characteristics                     | . 59 |
|   | 4.19. | USART characteristics                   | . 60 |
|   | 4.20. | CAN characteristics                     | . 60 |
|   | 4.21. | USB characteristics                     | . 61 |
|   | 4.22. | EXMC characteristics                    | . 62 |
|   | 4.23. | TIMER characteristics                   | . 63 |
|   | 4.24. | WDGT characteristics                    | . 63 |
|   | 4.25. | Parameter conditions                    | . 64 |





| GigaDe |                                 | GD32VF103 Datasheet |  |  |
|--------|---------------------------------|---------------------|--|--|
| 5. Pa  | ackage information              | 65                  |  |  |
| 5.1    | LQFP package outline dimensions | 65                  |  |  |
| 5.2    | QFN package outline dimensions  | 67                  |  |  |
| 6. Oı  | rdering Information             | 68                  |  |  |
| 7. Re  | evision History                 | 69                  |  |  |




# **List of Figures**

| Figure 2-1. GD32VF103 block diagram                                   | 10 |
|---|----|
| Figure 2-2. GD32VF103Vx LQFP100 pinouts                               | 11 |
| Figure 2-3. GD32VF103Rx LQFP64 pinouts                                | 12 |
| Figure 2-4. GD32VF103Cx LQFP48 pinouts                                | 13 |
| Figure 2-5. GD32VF103Tx QFN36 pinouts                                 | 13 |
| Figure 2-6. GD32VF103 clock tree                                      | 18 |
| Figure 4-1. USB timings: definition of data signal rise and fall time | 61 |
| Figure 5-1. LQFP package outline                                      | 65 |
| Figure 5-2. QFN package outline                                       | 67 |



# **List of Tables**

| Table 2-1. GD32VF103 devices features and peripheral list (LQFP64, LQFP100)                    | 8    |
|--|------|
| Table 2-2. GD32VF103 devices features and peripheral list (QFN36, LQFP48)                      | 9    |
| Table 2-3. GD32VF103 memory map  | . 14 |
| Table 2-4. GD32VF103Vx LQFP100 pin definitions   | . 19 |
| Table 2-5. GD32VF103Rx LQFP64 pin definitions  | . 26 |
| Table 2-6. GD32VF103Cx LQFP48 pin definitions  | . 30 |
| Table 2-7. GD32VF103Tx QFN36 pin definitions   | . 33 |
| Table 4-1. Absolute maximum ratings <sup>(1)(4)</sup>  | . 45 |
| Table 4-2. DC operating conditions   | . 45 |
| Table 4-3. Clock frequency   | . 46 |
| Table 4-4. Operating conditions at Power up/ Power down  | . 46 |
| Table 4-5. Start-up timings of Operating conditions  | . 46 |
| Table 4-6. Power saving mode wakeup timings characteristics <sup>(1) (2)</sup>                 | . 46 |
| Table 4-7. Power consumption characteristics <sup>(1) (2) (3) (4) (5) (6)</sup>                | . 47 |
| Table 4-8. EMS characteristics <sup>(1)</sup>  | . 48 |
| Table 4-9. Power supply supervisor characteristics <sup>(1)</sup>                              | . 49 |
| Table 4-10. ESD characteristics <sup>(1)</sup>   | . 50 |
| Table 4-11. Static latch-up characteristics <sup>(1)</sup>                                     | . 50 |
| Table 4-12. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics | . 50 |
| Table 4-13. High speed external clock characteristics (HXTAL in bypass mode)                   | . 51 |
| Table 4-14. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics. | . 51 |
| Table 4-15. Low speed external user clock characteristics (LXTAL in bypass mode)               | . 51 |
| Table 4-16. High speed internal clock (IRC8M) characteristics                                  | . 52 |
| Table 4-17. Low speed internal clock (IRC40K) characteristics                                  | . 52 |
| Table 4-18. PLL characteristics  | . 53 |
| Table 4-19. PLL1/2 characteristics   | . 53 |
| Table 4-20. Flash memory characteristics   | . 54 |
| Table 4-21. NRST pin characteristics   | . 54 |
| Table 4-22. I/O port DC characteristics <sup>(1)</sup>   | . 55 |
| Table 4-23. ADC characteristics  | . 56 |
| Table 4-24. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz <sup>(1)</sup>              | . 56 |
| Table 4-25. Temperature sensor characteristics <sup>(1)</sup>                                  | . 57 |
| Table 4-26. DAC characteristics  | . 57 |
| Table 4-27. I2C characteristics <sup>(1)(2)</sup>  | . 58 |
| Table 4-28. Standard SPI characteristics <sup>(1)</sup>  | . 58 |
| Table 4-29. I2S characteristics <sup>(1) (2)</sup>   | . 59 |
| Table 4-30. USART0 characteristics <sup>(1)</sup>  | . 60 |
| Table 4-31. USART1-2/UART3-4 characteristics <sup>(1)</sup>                                    | . 60 |
| Table 4-32. USB start up time  | . 61 |
| Table 4-33. USB DC electrical characteristics  | . 61 |





| 61 |
|----|
| 62 |
| 62 |
| 63 |
| 63 |
| 63 |
| 66 |
| 67 |
| 68 |
| 69 |
|    |



### 1. General description

The GD32VF103 device is a 32-bit general-purpose microcontroller based on the RISC-V core with best ratio in terms of processing power, reduced power consumption and peripheral set. The RISC-V processor core is tightly coupled with an Enhancement Core-Local Interrupt Controller (ECLIC), SysTick timer and advanced debug support.

The GD32VF103 device incorporates the RISC-V 32-bit processor core operating at 108 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 128 KB on-chip Flash memory and 32 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connect to two APB buses. The devices offer up to two 12-bit ADCs, up to two 12-bit DACs, up to four general 16-bit timers, two basic timers plus a PWM advanced timer, as well as standard and advanced communication interfaces: up to three SPIs, two I2Cs, three USARTs, two UARTs, two I2Ss, two CANs, an USBFS.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32VF103 devices suitable for a wide range of interconnection applications, especially in areas such as industrial control, motor drives, power monitor and alarm systems, consumer and handheld equipment, POS, vehicle GPS, LED display and so on.



# 2. Device overview

## 2.1. Device information

Table 2-1. GD32VF103 devices features and peripheral list (LQFP64, LQFP100)

| Part Number  |               |       |       |       | VF103 |       | LQFP64, I |
|--------------|---------------|-------|-------|-------|-------|-------|-----------|
|              |               | RB    | R8    | R6    | R4    | VB    | V8        |
| Flash (KB)   |               | 128   | 64    | 32    | 16    | 128   | 64        |
|              | SRAM (KB)     | 32    | 20    | 10    | 6     | 32    | 20        |
|              | General       | 4     | 4     | 2     | 2     | 4     | 4         |
|              | timer(16-bit) | (1-4) | (1-4) | (1-2) | (1-2) | (1-4) | (1-4)     |
|              | Advanced      | 1     | 1     | 1     | 1     | 1     | 1         |
|              | timer(16-bit) | (0)   | (0)   | (0)   | (0)   | (0)   | (0)       |
| Timers       | SysTick       | 1     | 1     | 1     | 1     | 1     | 1         |
| Ţ            | Basic         | 2     | 2     | 2     | 2     | 2     | 2         |
|              | timer(16-bit) | (5-6) | (5-6) | (5-6) | (5-6) | (5-6) | (5-6)     |
|              | Watchdog      | 2     | 2     | 2     | 2     | 2     | 2         |
|              | RTC           | 1     | 1     | 1     | 1     | 1     | 1         |
|              | U(S)ART       | 5     | 5     | 2     | 2     | 5     | 5         |
|              | I2C           | 2     | 2     | 1     | 1     | 2     | 2         |
|              |               | (0-1) | (0-1) |       |       | (0-1) | (0-1)     |
| ivity        | SPI           | 3     | 3     | 1     | 1     | 3     | 3         |
| hect         |               | (0-2) | (0-2) |       |       | (0-2) | (0-2)     |
| Connectivity | I2S           | (1-2) | 2     | -     | -     | 2     | 2         |
|              | CAN           | 2     | 2     | 2     | 2     | 2     | 2         |
|              | USBFS         | 1     | 1     | 1     | 1     | 1     | 1         |
|              | GPIO          | 51    | 51    | 51    | 51    | 80    | 80        |
|              | EXMC          | -     | -     | -     | -     | 1     | 1         |
|              | EXTI          | 16    | 16    | 16    | 16    | 16    | 16        |
| ၁            | Units         | 2     | 2     | 2     | 2     | 2     | 2         |
| ADC          | Channels      | 16    | 16    | 16    | 16    | 16    | 16        |
|              | DAC           | 2     | 2     | 2     | 2     | 2     | 2         |
|              | Package       |       | LQF   | P64   |       | LQF   | P100      |






Table 2-2. GD32VF103 devices features and peripheral list (QFN36, LQFP48)

|              | ole 2-2. GD321 |       |              |       |       | 2VF103 |       | 4. 1 10, |       |
|--------------|----------------|-------|--------------|-------|-------|--------|-------|----------|-------|
| F            | Part Number    | ТВ    | Т8           | Т6    | T4    | СВ     | C8    | C6       | C4    |
|              | Flash (KB)     | 128   | 64           | 32    | 16    | 128    | 64    | 32       | 16    |
| ,            | SRAM (KB)      | 32    | 20           | 10    | 6     | 32     | 20    | 10       | 6     |
|              | General        | 4     | 4            | 2     | 2     | 4      | 4     | 2        | 2     |
|              | timer(16-bit)  | (1-4) | (1-4)        | (1-2) | (1-2) | (1-4)  | (1-4) | (1-2)    | (1-2) |
|              | Advanced       | 1     | 1            | 1     | 1     | 1      | 1     | 1        | 1     |
|              | timer(16-bit)  | (0)   | (0)          | (0)   | (0)   | (0)    | (0)   | (0)      | (0)   |
| Timers       | SysTick        | 1     | 1            | 1     | 1     | 1      | 1     | 1        | 1     |
| Ϊ            | Basic          | 2     | 2            | 2     | 2     | 2      | 2     | 2        | 2     |
|              | timer(16-bit)  | (5-6) | (5-6)        | (5-6) | (5-6) | (5-6)  | (5-6) | (5-6)    | (5-6) |
|              | Watchdog       | 2     | 2            | 2     | 2     | 2      | 2     | 2        | 2     |
|              | RTC            | 1     | 1            | 1     | 1     | 1      | 1     | 1        | 1     |
|              | U(S)ART        | 2     | 2            | 2     | 2     | 3      | 3     | 2        | 2     |
|              | I2C            | 1     | 1            | 1     | 1     | 2      | 2     | 1        | 1     |
| ctivity      | SPI            | 1     | 1            | 1     | 1     | 3      | 3     | 1        | 1     |
| Connectivity | I2S            | -     | -            | -     | -     | 2      | 2     | -        | -     |
|              | CAN            | 2     | 2            | 2     | 2     | 2      | 2     | 2        | 2     |
|              | USBFS          | 1     | 1            | 1     | 1     | 1      | 1     | 1        | 1     |
|              | GPIO           | 26    | 26           | 26    | 26    | 37     | 37    | 37       | 37    |
|              | EXMC           | -     | -            | -     | -     | -      | -     | -        | -     |
|              | EXTI           | 16    | 16           | 16    | 16    | 16     | 16    | 16       | 16    |
| ADC          | Units          | 2     | 2            | 2     | 2     | 2      | 2     | 2        | 2     |
| AC           | Channels       | 10    | 10           | 10    | 10    | 10     | 10    | 10       | 10    |
|              | DAC            | 2     | 2            | 2     | 2     | 2      | 2     | 2        | 2     |
|              | Package        |       | QFN36 LQFP48 |       |       |        |       |          |       |



## 2.2. Block diagram

JTAG POR/PDR ICode Flash Memory Flash RISC\_V CPU PLL Fmax:108MHz Memory Fmax:108MHz LDO 1.2V CRC RCU  ${\sf FMC}$ FS **ECLIC** AHB Peripherals AHB Matrix SRAM Controller 8MHz GP DMA0 SRAM HXTAL 3-25MHz GP DMA1 AHB to APB AHB to APB Bridge2 Bridge1 EXMC Interrput request CAN0 USARTO ( Slave WWDGT SPI0 12-bit SAR ADC TIMER1~3 ADC0~1 SPI1~2 EXTI USART1~2 GPIOA GPIOB I2C0 GPIOC I2C1 FWDGT GPIOD RTC **GPIOE** DAC TIMER0 TIMER4~6 UART3~4 CAN1

Figure 2-1. GD32VF103 block diagram



### 2.3. Pinouts and pin assignment

Figure 2-2. GD32VF103Vx LQFP100 pinouts






Figure 2-3. GD32VF103Rx LQFP64 pinouts






Figure 2-4. GD32VF103Cx LQFP48 pinouts





Figure 2-5. GD32VF103Tx QFN36 pinouts





# 2.4. Memory map

Table 2-3. GD32VF103 memory map

| Pre-defined Regions | Bus  | Address                   | Peripherals                  |
|---------------------|------|---------------------------|------------------------------|
| External device     |      | 0xA000 0000 - 0xA000 0FFF | EXMC_SWREG                   |
|                     |      | 0x9000 0000 - 0x9FFF FFFF | Reserved                     |
|                     | AHB  | 0x7000 0000 - 0x8FFF FFFF | Reserved                     |
| External RAM        |      | 0x6000 0000 - 0x6FFF FFFF | EXMC -<br>NOR/PSRAM/SRA<br>M |
|                     |      | 0x5000 0000 - 0x5003 FFFF | USBFS                        |
|                     |      | 0x4008 0000 - 0x4FFF FFFF | Reserved                     |
|                     |      | 0x4004 0000 - 0x4007 FFFF | Reserved                     |
|                     |      | 0x4002 BC00 - 0x4003 FFFF | Reserved                     |
|                     |      | 0x4002 B000 - 0x4002 BBFF | Reserved                     |
|                     |      | 0x4002 A000 - 0x4002 AFFF | Reserved                     |
|                     |      | 0x4002 8000 - 0x4002 9FFF | Reserved                     |
|                     |      | 0x4002 6800 - 0x4002 7FFF | Reserved                     |
|                     |      | 0x4002 6400 - 0x4002 67FF | Reserved                     |
|                     |      | 0x4002 6000 - 0x4002 63FF | Reserved                     |
|                     |      | 0x4002 5000 - 0x4002 5FFF | Reserved                     |
|                     |      | 0x4002 4000 - 0x4002 4FFF | Reserved                     |
|                     |      | 0x4002 3C00 - 0x4002 3FFF | Reserved                     |
|                     |      | 0x4002 3800 - 0x4002 3BFF | Reserved                     |
| Peripheral          | AHB  | 0x4002 3400 - 0x4002 37FF | Reserved                     |
| renpheral           | ALID | 0x4002 3000 - 0x4002 33FF | CRC                          |
|                     |      | 0x4002 2C00 - 0x4002 2FFF | Reserved                     |
|                     |      | 0x4002 2800 - 0x4002 2BFF | Reserved                     |
|                     |      | 0x4002 2400 - 0x4002 27FF | Reserved                     |
|                     |      | 0x4002 2000 - 0x4002 23FF | FMC                          |
|                     |      | 0x4002 1C00 - 0x4002 1FFF | Reserved                     |
|                     |      | 0x4002 1800 - 0x4002 1BFF | Reserved                     |
|                     |      | 0x4002 1400 - 0x4002 17FF | Reserved                     |
|                     |      | 0x4002 1000 - 0x4002 13FF | RCU                          |
|                     |      | 0x4002 0C00 - 0x4002 0FFF | Reserved                     |
|                     |      | 0x4002 0800 - 0x4002 0BFF | Reserved                     |
|                     |      | 0x4002 0400 - 0x4002 07FF | DMA1                         |
|                     |      | 0x4002 0000 - 0x4002 03FF | DMA0                         |
|                     |      | 0x4001 8400 - 0x4001 FFFF | Reserved                     |
|                     |      | 0x4001 8000 - 0x4001 83FF | Reserved                     |





| Pre-defined |      |                           | OD32 VI 103 I |
|-------------|------|---------------------------|---------------|
| Regions     | Bus  | Address                   | Peripherals   |
|             |      | 0x4001 7C00 - 0x4001 7FFF | Reserved      |
|             |      | 0x4001 7800 - 0x4001 7BFF | Reserved      |
|             |      | 0x4001 7400 - 0x4001 77FF | Reserved      |
|             |      | 0x4001 7000 - 0x4001 73FF | Reserved      |
|             |      | 0x4001 6C00 - 0x4001 6FFF | Reserved      |
|             |      | 0x4001 6800 - 0x4001 6BFF | Reserved      |
|             |      | 0x4001 5C00 - 0x4001 67FF | Reserved      |
|             |      | 0x4001 5800 - 0x4001 5BFF | Reserved      |
|             |      | 0x4001 5400 - 0x4001 57FF | Reserved      |
|             |      | 0x4001 5000 - 0x4001 53FF | Reserved      |
|             |      | 0x4001 4C00 - 0x4001 4FFF | Reserved      |
|             |      | 0x4001 4800 - 0x4001 4BFF | Reserved      |
|             |      | 0x4001 4400 - 0x4001 47FF | Reserved      |
|             |      | 0x4001 4000 - 0x4001 43FF | Reserved      |
|             | APB2 | 0x4001 3C00 - 0x4001 3FFF | Reserved      |
|             | APB2 | 0x4001 3800 - 0x4001 3BFF | USART0        |
|             |      | 0x4001 3400 - 0x4001 37FF | Reserved      |
|             |      | 0x4001 3000 - 0x4001 33FF | SPI0          |
|             |      | 0x4001 2C00 - 0x4001 2FFF | TIMER0        |
|             |      | 0x4001 2800 - 0x4001 2BFF | ADC1          |
|             |      | 0x4001 2400 - 0x4001 27FF | ADC0          |
|             |      | 0x4001 2000 - 0x4001 23FF | Reserved      |
|             |      | 0x4001 1C00 - 0x4001 1FFF | Reserved      |
|             |      | 0x4001 1800 - 0x4001 1BFF | GPIOE         |
|             |      | 0x4001 1400 - 0x4001 17FF | GPIOD         |
|             |      | 0x4001 1000 - 0x4001 13FF | GPIOC         |
|             |      | 0x4001 0C00 - 0x4001 0FFF | GPIOB         |
|             |      | 0x4001 0800 - 0x4001 0BFF | GPIOA         |
|             |      | 0x4001 0400 - 0x4001 07FF | EXTI          |
|             |      | 0x4001 0000 - 0x4001 03FF | AFIO          |
|             |      | 0x4000 CC00 - 0x4000 FFFF | Reserved      |
|             |      | 0x4000 C800 - 0x4000 CBFF | Reserved      |
|             |      | 0x4000 C400 - 0x4000 C7FF | Reserved      |
|             |      | 0x4000 C000 - 0x4000 C3FF | Reserved      |
|             | ADD4 | 0x4000 8000 - 0x4000 BFFF | Reserved      |
|             | APB1 | 0x4000 7C00 - 0x4000 7FFF | Reserved      |
|             |      | 0x4000 7800 - 0x4000 7BFF | Reserved      |
|             |      | 0x4000 7400 - 0x4000 77FF | DAC           |
|             |      | 0x4000 7000 - 0x4000 73FF | PMU           |
|             |      | 0x4000 6C00 - 0x4000 6FFF | BKP           |





| Pre-defined | Bus  | Address                   | Doning         |
|-------------|------|---------------------------|----------------|
| Regions     |      | Address                   | Peripherals    |
|             |      | 0x4000 6800 - 0x4000 6BFF | CAN1           |
|             |      | 0x4000 6400 - 0x4000 67FF | CAN0           |
|             |      | 0x4000 6000 - 0x4000 63FF | Shared USB/CAN |
|             |      | 0,4000 0000 0,4000 0511   | SRAM 512bytes  |
|             |      | 0x4000 5C00 - 0x4000 5FFF | USB device FS  |
|             |      | CX1000 0000 0X1000 0111   | registers      |
|             |      | 0x4000 5800 - 0x4000 5BFF | I2C1           |
|             |      | 0x4000 5400 - 0x4000 57FF | I2C0           |
|             |      | 0x4000 5000 - 0x4000 53FF | UART4          |
|             |      | 0x4000 4C00 - 0x4000 4FFF | UART3          |
|             |      | 0x4000 4800 - 0x4000 4BFF | USART2         |
|             |      | 0x4000 4400 - 0x4000 47FF | USART1         |
|             |      | 0x4000 4000 - 0x4000 43FF | Reserved       |
|             |      | 0x4000 3C00 - 0x4000 3FFF | SPI2/I2S2      |
|             |      | 0x4000 3800 - 0x4000 3BFF | SPI1/I2S1      |
|             |      | 0x4000 3400 - 0x4000 37FF | Reserved       |
|             |      | 0x4000 3000 - 0x4000 33FF | FWDGT          |
|             |      | 0x4000 2C00 - 0x4000 2FFF | WWDGT          |
|             |      | 0x4000 2800 - 0x4000 2BFF | RTC            |
|             |      | 0x4000 2400 - 0x4000 27FF | Reserved       |
|             |      | 0x4000 2000 - 0x4000 23FF | Reserved       |
|             |      | 0x4000 1C00 - 0x4000 1FFF | Reserved       |
|             |      | 0x4000 1800 - 0x4000 1BFF | Reserved       |
|             |      | 0x4000 1400 - 0x4000 17FF | TIMER6         |
|             |      | 0x4000 1000 - 0x4000 13FF | TIMER5         |
|             |      | 0x4000 0C00 - 0x4000 0FFF | TIMER4         |
|             |      | 0x4000 0800 - 0x4000 0BFF | TIMER3         |
|             |      | 0x4000 0400 - 0x4000 07FF | TIMER2         |
|             |      | 0x4000 0000 - 0x4000 03FF | TIMER1         |
|             |      | 0x2007 0000 - 0x3FFF FFFF | Reserved       |
|             |      | 0x2006 0000 - 0x2006 FFFF | Reserved       |
|             |      | 0x2003 0000 - 0x2005 FFFF | Reserved       |
| SRAM        | AHB  | 0x2002 0000 - 0x2002 FFFF | Reserved       |
|             |      | 0x2001 C000 - 0x2001 FFFF | Reserved       |
|             |      | 0x2001 8000 - 0x2001 BFFF | Reserved       |
|             |      | 0x2000 0000 - 0x2001 7FFF | SRAM           |
|             |      | 0x1FFF F810 - 0x1FFF FFFF | Reserved       |
| 0.1         | A115 | 0x1FFF F800 - 0x1FFF F80F | Option Bytes   |
| Code        | AHB  | 0x1FFF B000 - 0x1FFF F7FF | Boot loader    |
|             |      | 0x1FFF 7A10 - 0x1FFF AFFF | Reserved       |



# GD32VF103 Datasheet

| Pre-defined<br>Regions | Bus | Address                   | Peripherals          |
|------------------------|-----|---------------------------|----------------------|
|                        |     | 0x1FFF 7800 - 0x1FFF 7A0F | Reserved             |
|                        |     | 0x1FFF 0000 - 0x1FFF 77FF | Reserved             |
|                        |     | 0x1FFE C010 - 0x1FFE FFFF | Reserved             |
|                        |     | 0x1FFE C000 - 0x1FFE C00F | Reserved             |
|                        |     | 0x1001 0000 - 0x1FFE BFFF | Reserved             |
|                        |     | 0x1000 0000 - 0x1000 FFFF | Reserved             |
|                        |     | 0x083C 0000 - 0x0FFF FFFF | Reserved             |
|                        |     | 0x0830 0000 - 0x083B FFFF | Reserved             |
|                        |     | 0x0802 0000 - 0x082F FFFF | Reserved             |
|                        |     | 0x0800 0000 - 0x0801 FFFF | Main Flash           |
|                        |     | 0x0030 0000 - 0x07FF FFFF | Reserved             |
|                        |     | 0x0000 0000 - 0x002F FFFF | Aliased to Main      |
|                        |     | 0x0000 0000 - 0x002F FFFF | Flash or Boot loader |



#### 2.5. Clock tree

Figure 2-6. GD32VF103 clock tree (to FMC) USB OTG Prescaler ÷1,1.5,2,2.5 SCS[1:0] (to USBFS) CK\_IRC8M AHB Prescaler ÷1,2...512 /2 CK\_EXMC EXMC enable (to EXMC) HCLK PLLSEL PREDV0 AHB enable (to AHB bus,RISC-V core,SRAM,DMA) 0 1 1 15,16 CK\_CST Clock Monitor (to RISC-V core SysTick) FCLK PREDV0SEL CK\_HXTAL EXT1 to CK\_OUT APB1 Prescaler ÷1,2,4,8,16 CK\_APB1 PCLK1 to APB1 peripherals 54 MHz max Peripheral enable TIMER1,2,3,4,5,6 if(APB1 prescale =1)x1 else x 2 to TIMER1,2,3,4, TIMERx enable PLL1MF /1,2,3... 15,16 APB2 108 MHz max
Peripheral enable PREDV1 PLL2MF /128 APB2 pres =1)x1 else x 2 TIMERx enable 32.768 KHz LXTAL (to RTC) ADC Prescaler ÷2,4,6,8,12,1 10 RTCSRC[1:0] CK\_ADCx to ADC0,1 14 MHz max CK\_FWDGT (to FWDGT) - NO CLK
- CK, SYS
- CK\_IRC8M
- CK\_HXTAL
- /2 - CK\_PLL
- CK\_PLL1
- /2 - CK\_PLL2
- EXT1
- CK\_PLL2

#### Legend:

HXTAL: High speed external clock

CKOUTOSEL[3:0]

LXTAL: Low speed external clock

IRC8M: High speed internal clock

IRC40K: Low speed internal clock



## 2.6. Pin definitions

# 2.6.1. GD32VF103Vx LQFP100 pin definitions

Table 2-4. GD32VF103Vx LQFP100 pin definitions

|                   |      | OUT A L                    |                             | pin definitions            |
|-------------------|------|----------------------------|-----------------------------|----------------------------|
| Pin Name          | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description      |
| PE2               | 1    | I/O                        | 5VT                         | Default: PE2               |
| FE2               | ı    | 1/0                        |                             | Alternate: EXMC_A23        |
| DE2               | 2    | 1/0                        | EV/T                        | Default: PE3               |
| PE3               | 2    | I/O                        | 5VT                         | Alternate: EXMC_A19        |
| PE4               | 2    | I/O                        | 5VT                         | Default: PE4               |
| PE4               | 3    | 1/0                        | 501                         | Alternate: EXMC_A20        |
| DEE               | 4    | I/O                        | 5VT                         | Default: PE5               |
| PE5               | 4    | 1/0                        | 501                         | Alternate: EXMC_A21        |
| DE6               | 5    | I/O                        | 5VT                         | Default: PE6               |
| PE6               | 5    | 1/0                        | 501                         | Alternate: EXMC_A22        |
| V <sub>BAT</sub>  | 6    | Р                          |                             | Default: V <sub>BAT</sub>  |
| PC13-             |      |                            |                             | Default: PC13              |
| TAMPER-           | 7    | I/O                        |                             | Alternate: TAMPER-RTC      |
| RTC               |      |                            |                             | Allemate. TAIVIPER-RTC     |
| PC14-             | 8    | I/O                        |                             | Default: PC14              |
| OSC32IN           | 0    | 1/0                        |                             | Alternate: OSC32IN         |
| PC15-             | 9    | I/O                        |                             | Default: PC15              |
| OSC32OUT          | 9    | 1/0                        |                             | Alternate: OSC32OUT        |
| Vss_5             | 10   | Р                          |                             | Default: Vss_5             |
| V <sub>DD_5</sub> | 11   | Р                          |                             | Default: V <sub>DD_5</sub> |
| OSCIN             | 12   | ı                          |                             | Default: OSCIN             |
| OSCIN             | 12   |                            |                             | Remap: PD0                 |
| OSCOUT            | 13   | 0                          |                             | Default: OSCOUT            |
| 030001            | 13   | O                          |                             | Remap: PD1                 |
| NRST              | 14   | I/O                        |                             | Default: NRST              |
| PC0               | 15   | I/O                        |                             | Default: PC0               |
| 1 00              | 13   | 1/0                        |                             | Alternate: ADC01_IN10      |
| PC1               | 16   | I/O                        |                             | Default: PC1               |
| 101               | 10   | 1/0                        |                             | Alternate: ADC01_IN11      |
| PC2               | 17   | I/O                        |                             | Default: PC2               |
| 1 02              | 17   | 1/0                        |                             | Alternate: ADC01_IN12      |
| PC3               | 18   | I/O                        |                             | Default: PC3               |
| 1 03              | 10   | 1,0                        |                             | Alternate: ADC01_IN13      |
| Vssa              | 19   | Р                          |                             | Default: V <sub>SSA</sub>  |



|                    |                |                            |                             | OD32 VI 103 D8                    |
|--------------------|----------------|----------------------------|-----------------------------|-----------------------------------|
| Pin Name           | Pins           | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description             |
| V <sub>REF</sub> - | 20             | Р                          |                             | Default: V <sub>REF</sub> -       |
| V <sub>REF+</sub>  | 21             | Р                          |                             | Default: V <sub>REF+</sub>        |
| V <sub>DDA</sub>   | 22             | Р                          |                             | Default: V <sub>DDA</sub>         |
|                    |                |                            |                             | Default: PA0                      |
| PA0-WKUP           | 23             | I/O                        |                             | Alternate: WKUP, USART1_CTS,      |
| PAU-WKUP           | 23             | 1/0                        |                             | ADC01_IN0, TIMER1_CH0 _ETI,       |
|                    |                |                            |                             | TIMER4_CH0,                       |
|                    |                |                            |                             | Default: PA1                      |
| PA1                | 24             | I/O                        |                             | Alternate: USART1_RTS, ADC01_IN1, |
|                    |                |                            |                             | TIMER1_CH1, TIMER4_CH1,           |
|                    |                |                            |                             | Default: PA2                      |
| PA2                | 25             | I/O                        |                             | Alternate: USART1_TX, ADC01_IN2,  |
|                    |                |                            |                             | TIMER1_CH2, TIMER4_CH2            |
|                    |                |                            |                             | Default: PA3                      |
| PA3                | 26             | I/O                        |                             | Alternate: USART1_RX, ADC01_IN3,  |
|                    |                |                            |                             | TIMER1_CH3, TIMER4_CH3            |
| V <sub>SS_4</sub>  | 27             | Р                          |                             | Default: V <sub>SS_4</sub>        |
| V <sub>DD_4</sub>  | 28             | Р                          |                             | Default: V <sub>DD_4</sub>        |
|                    |                | I/O                        |                             | Default: PA4                      |
| DA4                | 00             |                            |                             | Alternate: SPI0_NSS, USART1_CK,   |
| PA4                | 29             |                            |                             | ADC01_IN4, DAC_OUT0               |
|                    |                |                            |                             | Remap: SPI2_NSS, I2S2_WS          |
|                    |                |                            |                             | Default: PA5                      |
| PA5                | 30             | I/O                        |                             | Alternate: SPI0_SCK, ADC01_IN5,   |
|                    |                |                            |                             | DAC_OUT1                          |
|                    |                |                            |                             | Default: PA6                      |
| PA6                | 31             | I/O                        |                             | Alternate: SPI0_MISO, ADC01_IN6,  |
| PAO                | 31             | 1/0                        |                             | TIMER2_CH0                        |
|                    |                |                            |                             | Remap: TIMER0_BRKIN               |
|                    |                |                            |                             | Default: PA7                      |
| PA7                | 32             | I/O                        |                             | Alternate: SPI0_MOSI, ADC01_IN7,  |
| FAI                | 32             | 1/0                        |                             | TIMER2_CH1                        |
|                    |                |                            |                             | Remap: TIMER0_CH0_ON              |
| PC4                | 22             | I/O                        |                             | Default: PC4                      |
| FU4                | 33             | 1/0                        |                             | Alternate: ADC01_IN14             |
| PC5                | 34             | I/O                        |                             | Default: PC5                      |
| FUU                | 3 <del>4</del> | 1/0                        |                             | Alternate: ADC01_IN15             |
|                    |                |                            |                             | Default: PB0                      |
| PB0                | 35             | I/O                        |                             | Alternate: ADC01_IN8, TIMER2_CH2  |
|                    |                |                            |                             | Remap: TIMER0_CH1_ON              |



|  |        |                            | •                           | GD327F103 Da                     |
|--|--------|----------------------------|-----------------------------|----------------------------------|
| Pin Name                               | Pins   | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description            |
|  |        |                            |                             | Default: PB1                     |
| PB1                                    | 36     | I/O                        |                             | Alternate: ADC01_IN9, TIMER2_CH3 |
|  |        |                            |                             | Remap: TIMER0_CH2_ON             |
| PB2                                    | 37     | I/O                        | 5VT                         | Default: PB2, BOOT1              |
|  |        |                            |                             | Default: PE7                     |
| PE7                                    | 38     | I/O                        | 5VT                         | Alternate: EXMC_D4               |
|  |        |                            |                             | Remap: TIMER0_ETI                |
|  |        |                            |                             | Default: PE8                     |
| PE8                                    | 39     | I/O                        | 5VT                         | Alternate: EXMC_D5               |
|  |        |                            |                             | Remap: TIMER0_CH0_ON             |
|  |        |                            |                             | Default: PE9                     |
| PE9                                    | 40     | I/O                        | 5VT                         | Alternate: EXMC_D6               |
|  |        |                            |                             | Remap: TIMER0_CH0                |
|  |        |                            |                             | Default: PE10                    |
| PE10                                   | 41     | I/O                        | 5VT                         | Alternate: EXMC_D7               |
| . =                                    |        |                            |                             | Remap: TIMER0_CH1_ON             |
|  |        |                            |                             | Default: PE11                    |
| PE11                                   | 42     | I/O                        | 5VT                         | Alternate: EXMC_D8               |
|  | 12 170 |                            | Remap: TIMER0_CH1           |                                  |
|  |        |                            |                             | Default: PE12                    |
| PE12                                   | 43     | I/O                        | 5VT                         | Alternate: EXMC_D9               |
|  |        |                            |                             | Remap: TIMER0_CH2_ON             |
|  |        |                            |                             | Default: PE13                    |
| PE13                                   | 44     | I/O                        | 5VT                         | Alternate: EXMC_D10              |
| . =                                    |        |                            |                             | Remap: TIMER0_CH2                |
|  |        |                            |                             | Default: PE14                    |
| PE14                                   | 45     | I/O                        | 5VT                         | Alternate: EXMC_D11              |
|  |        |                            |                             | Remap: TIMER0_CH3                |
|  |        |                            |                             | Default: PE15                    |
| PE15                                   | 46     | I/O                        | 5VT                         | Alternate: EXMC_D12              |
|  |        |                            |                             | Remap: TIMER0_BRKIN              |
|  |        |                            |                             | Default: PB10                    |
| PB10                                   | 47     | I/O                        | 5VT                         | Alternate: I2C1_SCL, USART2_TX,  |
| 1 510                                  |        | ., 0                       |                             | Remap: TIMER1_CH2                |
|  |        |                            |                             | Default: PB11                    |
| PB11                                   | 48     | I/O                        | 5VT                         | Alternate: I2C1_SDA, USART2_RX   |
|  |        | "                          |                             | Remap: TIMER1_CH3                |
| V <sub>SS_1</sub>                      | 49     | P                          |                             | Default: Vss_1                   |
| V <sub>33_1</sub><br>V <sub>DD_1</sub> | 50     | Р                          |                             | Default: V <sub>DD_1</sub>       |
| PB12                                   | 51     | I/O                        | 5VT                         | Default: PB12                    |
| 1 012                                  | 01     | 1,0                        | 0 7 1                       | Dolum. 1 D12                     |



|          |      |                            |                             | 0_0_111100_0                         |
|----------|------|----------------------------|-----------------------------|--------------------------------------|
| Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description                |
|          |      |                            |                             | Alternate: SPI1_NSS, I2C1_SMBA,      |
|          |      |                            |                             | USART2_CK, TIMER0_BRKIN, I2S1_WS,    |
|          |      |                            |                             | CAN1_RX                              |
|          |      |                            |                             | Default: PB13                        |
| PB13     | 52   | I/O                        | 5VT                         | Alternate: SPI1_SCK, USART2_CTS,     |
|          |      |                            |                             | TIMER0_CH0_ON, I2S1_CK, CAN1_TX,     |
|          |      |                            |                             | Default: PB14                        |
| PB14     | 53   | I/O                        | 5VT                         | Alternate: SPI1_MISO, USART2_RTS,    |
|          |      |                            |                             | TIMER0_CH1_ON                        |
|          |      |                            |                             | Default: PB15                        |
| PB15     | 54   | I/O                        | 5VT                         | Alternate: SPI1_MOSI, TIMER0_CH2_ON, |
|          |      |                            |                             | I2S1_SD                              |
|          |      |                            |                             | Default: PD8                         |
| PD8      | 55   | I/O                        | 5VT                         | Alternate: EXMC_D13                  |
|          |      |                            |                             | Remap: USART2_TX                     |
|          |      |                            |                             | Default: PD9                         |
| PD9      | 56   | I/O                        | 5VT                         | Alternate: EXMC_D14                  |
|          |      |                            |                             | Remap: USART2_RX                     |
|          |      |                            |                             | Default: PD10                        |
| PD10     | 57   | I/O                        | 5VT                         | Alternate: EXMC_D15                  |
|          |      |                            |                             | Remap: USART2_CK                     |
|          |      |                            |                             | Default: PD11                        |
| PD11     | 58   | I/O                        | 5VT                         | Alternate: EXMC_A16                  |
|          |      |                            |                             | Remap: USART2_CTS                    |
|          |      |                            |                             | Default: PD12                        |
| PD12     | 59   | I/O                        | 5VT                         | Alternate: EXMC_A17                  |
|          |      |                            |                             | Remap: TIMER3_CH0, USART2_RTS        |
|          |      |                            |                             | Default: PD13                        |
| PD13     | 60   | I/O                        | 5VT                         | Alternate: EXMC_A18                  |
|          |      |                            |                             | Remap: TIMER3_CH1                    |
|          |      |                            |                             | Default: PD14                        |
| PD14     | 61   | I/O                        | 5VT                         | Alternate: EXMC_D0                   |
|          |      |                            |                             | Remap: TIMER3_CH2                    |
|          |      |                            |                             | Default: PD15                        |
| PD15     | 62   | I/O                        | 5VT                         | Alternate: EXMC_D1                   |
|          |      |                            |                             | Remap: TIMER3_CH3                    |
|          |      |                            |                             | Default: PC6                         |
| PC6      | 63   | I/O                        | 5VT                         | Alternate: I2S1_MCK                  |
|          |      |                            |                             | Remap: TIMER2_CH0                    |
| PC7      | 64   | I/O                        | 5VT                         | Default: PC7                         |



|                   |           |                            |                             | OD32 VI 103 D8                        |
|-------------------|-----------|----------------------------|-----------------------------|---------------------------------------|
| Pin Name          | Pins      | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description                 |
|                   |           |                            |                             | Alternate: I2S2_MCK                   |
|                   |           |                            |                             | Remap: TIMER2_CH1                     |
|                   |           |                            |                             | Default: PC8                          |
| PC8               | 65        | I/O                        | 5VT                         | Remap: TIMER2_CH2                     |
|                   |           |                            |                             | Default: PC9                          |
| PC9               | 66        | I/O                        | 5VT                         | Remap: TIMER2_CH3                     |
|                   |           |                            |                             | Default: PA8                          |
| PA8               | 67        | I/O                        | 5VT                         | Alternate: USART0_CK, TIMER0_CH0,     |
|                   |           |                            |                             | CK_OUT0, USBFS_SOF                    |
|                   |           |                            |                             | Default: PA9                          |
| PA9               | 68        | I/O                        | 5VT                         | Alternate: USART0_TX, TIMER0_CH1,     |
|                   |           |                            |                             | USBFS_VBUS                            |
|                   |           |                            |                             | Default: PA10                         |
| PA10              | 69        | I/O                        | 5VT                         | Alternate: USART0_RX, TIMER0_CH2,     |
|                   |           |                            |                             | USBFS_ID                              |
|                   |           |                            |                             | Default: PA11                         |
| PA11              | PA11 70 I | I/O                        | 5VT                         | Alternate: USART0_CTS, CAN0_RX,       |
|                   |           |                            |                             | USBFS_DM, TIMER0_CH3                  |
|                   |           |                            | 5VT                         | Default: PA12                         |
| PA12              | 71        | I/O                        |                             | Alternate: USART0_RTS, USBFS_DP,      |
|                   |           |                            |                             | CAN0_TX, TIMER0_ETI                   |
|                   |           |                            |                             | Default: JTMS                         |
| PA13              | 72        | I/O                        | 5VT                         | Remap: PA13                           |
| NC                | 73        |                            |                             | -                                     |
| V <sub>SS_2</sub> | 74        | Р                          |                             | Default: Vss_2                        |
| V <sub>DD_2</sub> | 75        | Р                          |                             | Default: V <sub>DD_2</sub>            |
|                   |           |                            |                             | Default: JTCK                         |
| PA14              | 76        | I/O                        | 5VT                         | Remap: PA14                           |
|                   |           |                            |                             | Default: JTDI                         |
| PA15              | 77        | I/O                        | 5VT                         | Alternate: SPI2_NSS, I2S2_WS          |
|                   |           |                            |                             | Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS |
|                   |           |                            |                             | Default: PC10                         |
| PC10              | 78        | I/O                        | 5VT                         | Alternate: UART3_TX                   |
|                   |           |                            |                             | Remap: USART2_TX, SPI2_SCK, I2S2_CK   |
|                   |           |                            |                             | Default: PC11                         |
| PC11              | PC11 79   | I/O                        | 5VT                         | Alternate: UART3_RX                   |
|                   |           | "//                        |                             | Remap: USART2_RX, SPI2_MISO           |
|                   |           |                            |                             | Default: PC12                         |
| PC12              | 80        | I/O                        | 5VT                         | Alternate: UART4_TX                   |
| . 312             |           |                            |                             | Remap: USART2_CK, SPI2_MOSI, I2S2_SD  |
|                   |           |                            |                             |                                       |



|          |        |                            |                             | OD32 VI 103 D8                           |
|----------|--------|----------------------------|-----------------------------|--|
| Pin Name | Pins   | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description                    |
|          |        |                            |                             | Default: PD0                             |
| PD0      | 81     | I/O                        | 5VT                         | Alternate: EXMC_D2                       |
|          |        |                            |                             | Remap: CAN0_RX, OSCIN                    |
|          |        |                            |                             | Default: PD1                             |
| PD1      | 82     | I/O                        | 5VT                         | Alternate: EXMC_D3                       |
|          |        |                            |                             | Remap: CAN0_TX, OSCOUT                   |
| DDG      | 00     | 1/0                        | 5) /T                       | Default: PD2                             |
| PD2      | 83     | I/O                        | 5VT                         | Alternate: TIMER2_ETI, UART4_RX          |
| DD:      | 0.4    |                            | =\ /T                       | Default: PD3                             |
| PD3      | 84     | I/O                        | 5VT                         | Remap: USART1_CTS                        |
|          |        |                            |                             | Default: PD4                             |
| PD4      | 85     | I/O                        | 5VT                         | Alternate: EXMC_NOE                      |
|          |        |                            |                             | Remap: USART1_RTS                        |
|          |        |                            |                             | Default: PD5                             |
| PD5      | 86     | I/O                        | 5VT                         | Alternate: EXMC_NWE                      |
|          |        |                            |                             | Remap: USART1_TX                         |
|          |        |                            |                             | Default: PD6                             |
| PD6      | 87     | I/O                        | 5VT                         | Alternate: EXMC_NWAIT                    |
|          |        |                            |                             | Remap: USART1_RX                         |
|          |        | I/O                        | 5VT                         | Default: PD7                             |
| PD7      | 88     |                            |                             | Alternate: EXMC_NE0                      |
|          |        |                            |                             | Remap: USART1_CK                         |
|          |        |                            |                             | Default: JTDO                            |
| PB3      | 89     | I/O                        |                             | Alternate:SPI2_SCK, I2S2_CK              |
|          |        |                            |                             | Remap: PB3, TIMER1_CH1, SPI0_SCK         |
|          |        |                            |                             | Default: NJTRST                          |
| PB4      | 90     | I/O                        | 5VT                         | Alternate: SPI2_MISO                     |
|          |        |                            |                             | Remap: TIMER2_CH0, PB4, SPI0_MISO        |
|          |        |                            |                             | Default: PB5                             |
| DDE      | 91     | I/O                        |                             | Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD |
| PB5      | 91     | 1/0                        |                             | Remap: TIMER2_CH1, SPI0_MOSI,            |
|          |        |                            |                             | CAN1_RX                                  |
|          |        |                            |                             | Default: PB6                             |
| PB6      | PB6 92 | I/O                        | 5VT                         | Alternate: I2C0_SCL, TIMER3_CH0          |
|          |        |                            |                             | Remap: USART0_TX, CAN1_TX                |
|          |        |                            |                             | Default: PB7                             |
| PB7      | 93     | I/O                        | 5VT                         | Alternate: I2C0_SDA, TIMER3_CH1,         |
| וט ו     | 90     | 1/0                        | 3 1 1                       | EXMC_NADV                                |
|          |        |                            |                             | Remap: USART0_RX                         |
| воото    | 94     | I                          |                             | Default: BOOT0                           |





| Pin Name          | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description            |
|-------------------|------|----------------------------|-----------------------------|----------------------------------|
|                   |      |                            |                             | Default: PB8                     |
| PB8               | 95   | I/O                        | 5VT                         | Alternate: TIMER3_CH2            |
|                   |      |                            |                             | Remap: I2C0_SCL, CAN0_RX         |
|                   |      |                            |                             | Default: PB9                     |
| PB9               | 96   | I/O                        | 5VT                         | Alternate: TIMER3_CH3            |
|                   |      |                            |                             | Remap: I2C0_SDA, CAN0_TX         |
| PE0               | 97   | I/O                        | 5VT                         | Default: PE0                     |
| PEU               | 97   | 1/0                        | 301                         | Alternate: TIMER3_ETI, EXMC_NBL0 |
| PE1               | 98   | I/O                        | 5VT                         | Default: PE1                     |
| PEI               | 96   | 1/0                        | 501                         | Alternate: EXMC_NBL1             |
| V <sub>SS_3</sub> | 99   | Р                          |                             | Default: Vss_3                   |
| V <sub>DD_3</sub> | 100  | Р                          |                             | Default: V <sub>DD_3</sub>       |

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



## 2.6.2. GD32VF103Rx LQFP64 pin definitions

Table 2-5. GD32VF103Rx LQFP64 pin definitions

| Pin Name          | Pins   | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description                         |
|-------------------|--------|----------------------------|-----------------------------|---|
| V <sub>BAT</sub>  | 1      | Р                          |                             | Default: V <sub>BAT</sub>                     |
| PC13-             | _      |                            |                             | Default: PC13                                 |
| TAMPER-RTC        | 2      | I/O                        |                             | Alternate: TAMPER-RTC                         |
| PC14-             | •      | 1/0                        |                             | Default: PC14                                 |
| OSC32IN           | 3      | I/O                        |                             | Alternate: OSC32IN                            |
| PC15-             | 4      | I/O                        |                             | Default: PC15                                 |
| OSC32OUT          | 4      | 1/0                        |                             | Alternate: OSC32OUT                           |
| OSCIN             | 5      | 1                          |                             | Default: OSCIN                                |
| OSCIN             | 7      | •                          |                             | Remap: PD0                                    |
| OSCOUT            | 6      | 0                          |                             | Default: OSCOUT                               |
| 030001            | O      | U                          |                             | Remap: PD1                                    |
| NRST              | 7      | I/O                        |                             | Default: NRST                                 |
| PC0               | 8      | I/O                        |                             | Default: PC0                                  |
| 1 00              | 0      | 1/0                        |                             | Alternate: ADC01_IN10                         |
| PC1               | Q      | 9 I/O                      |                             | Default: PC1                                  |
| FCT               | ຶ່ນ    |                            |                             | Alternate: ADC01_IN11                         |
| PC2               | 10     | I/O                        |                             | Default: PC2                                  |
| 1 02              | 2   10 |                            |                             | Alternate: ADC01_IN12                         |
| PC3               | 11     | I/O                        | 1/0                         | Default: PC3                                  |
| 1 00              |        | 1,0                        |                             | Alternate: ADC01_IN13                         |
| Vssa              | 12     | Р                          |                             | Default: V <sub>SSA</sub>                     |
| V <sub>DDA</sub>  | 13     | Р                          |                             | Default: V <sub>DDA</sub>                     |
|                   |        |                            |                             | Default: PA0                                  |
| PA0-WKUP          | 14     | I/O                        |                             | Alternate: WKUP, USART1_CTS, ADC01_IN0,       |
|                   |        |                            |                             | TIMER1_CH0 _ETI, TIMER4_CH0 <sup>(3)</sup>    |
|                   |        |                            |                             | Default: PA1                                  |
| PA1               | 15     | I/O                        |                             | Alternate: USART1_RTS, ADC01_IN1, TIMER1_CH1, |
|                   |        |                            |                             | TIMER4_CH1 <sup>(3)</sup>                     |
|                   |        |                            |                             | Default: PA2                                  |
| PA2 16            | 16     | I/O                        |                             | Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2,  |
|                   |        |                            |                             | TIMER4_CH2 <sup>(3)</sup>                     |
|                   |        |                            |                             | Default: PA3                                  |
| PA3               | 17     | I/O                        |                             | Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3,  |
|                   |        |                            |                             | TIMER4_CH3 <sup>(3)</sup>                     |
| V <sub>SS_4</sub> | 18     | Р                          |                             | Default: V <sub>SS_4</sub>                    |
| V <sub>DD_4</sub> | 19     | Р                          |                             | Default: V <sub>DD_4</sub>                    |
| PA4               | 20     | I/O                        |                             | Default: PA4                                  |



| Pin Name          | Pins     | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description   |
|-------------------|----------|----------------------------|-----------------------------|---|
|                   |          |                            |                             | Alternate: SPI0_NSS, USART1_CK, ADC01_IN4,                        |
|                   |          |                            |                             | DAC_OUT0  |
|                   |          |                            |                             | Remap:SPI2_NSS <sup>(3)</sup> , I2S2_WS <sup>(3)</sup>            |
| PA5               | 21       | I/O                        |                             | Default: PA5  |
| FAS               | 21       | 1/0                        |                             | Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1                          |
|                   |          |                            |                             | Default: PA6  |
| PA6               | 22       | I/O                        |                             | Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0                       |
|                   |          |                            |                             | Remap: TIMER0_BRKIN   |
|                   |          |                            |                             | Default: PA7  |
| PA7               | 23       | I/O                        |                             | Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1                       |
|                   |          |                            |                             | Remap: TIMER0_CH0_ON  |
| PC4               | 24       | I/O                        |                             | Default: PC4  |
| 1 04              | 24       | 1,0                        |                             | Alternate: ADC01_IN14   |
| PC5               | 25       | I/O                        |                             | Default: PC5  |
| 1 03              | 20       | 1/0                        |                             | Alternate: ADC01_IN15   |
|                   |          |                            |                             | Default: PB0  |
| PB0               | PB0 26 I | I/O                        |                             | Alternate: ADC01_IN8, TIMER2_CH2,                                 |
|                   |          |                            |                             | Remap: TIMER0_CH1_ON  |
|                   |          |                            |                             | Default: PB1  |
| PB1               | 27       | I/O                        |                             | Alternate: ADC01_IN9, TIMER2_CH3,                                 |
|                   |          |                            |                             | Remap: TIMER0_CH2_ON  |
| PB2               | 28       | I/O                        | 5VT                         | Default: PB2, BOOT1   |
|                   |          |                            |                             | Default: PB10   |
| PB10              | 29       | I/O                        | 5VT                         | Alternate: I2C1_SCL <sup>(3)</sup> , USART2_TX <sup>(3)</sup> ,   |
|                   |          |                            |                             | Remap: TIMER1_CH2   |
|                   |          |                            |                             | Default: PB11   |
| PB11              | 30       | I/O                        | 5VT                         | Alternate: I2C1_SDA <sup>(3)</sup> , USART2_RX <sup>(3)</sup> ,   |
|                   |          |                            |                             | Remap: TIMER1_CH3   |
| V <sub>SS_1</sub> | 31       | Р                          |                             | Default: V <sub>SS_1</sub>  |
| $V_{DD\_1}$       | 32       | Р                          |                             | Default: V <sub>DD_1</sub>  |
|                   |          |                            |                             | Default: PB12   |
| PB12              | 33       | I/O                        | 5VT                         | Alternate: SPI1_NSS <sup>(3)</sup> , I2C1_SMBA <sup>(3)</sup> ,   |
| FB12 3            | 33       | 1/0                        | 371                         | USART2_CK <sup>(3)</sup> , TIMER0_BRKIN, I2S1_WS <sup>(3)</sup> , |
|                   |          |                            |                             | CAN1_RX   |
|                   |          |                            |                             | Default: PB13   |
| PB13              | 34       | I/O                        | 5VT                         | Alternate: SPI1_SCK <sup>(3)</sup> , USART2_CTS <sup>(3)</sup> ,  |
|                   |          |                            |                             | TIMER0_CH0_ON, I2S1_CK <sup>(3)</sup> , CAN1_TX                   |
|                   |          |                            |                             | Default: PB14   |
| PB14              | 35       | I/O                        | 5VT                         | Alternate: SPI1_MISO <sup>(3)</sup> , USART2_RTS <sup>(3)</sup> , |
|                   |          |                            |                             | TIMER0_CH1_ON   |



| Pin Name          | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description   |
|-------------------|------|----------------------------|-----------------------------|---|
| PB15              | 36   | I/O                        | 5VT                         | Default: PB15 Alternate: SPI1_MOSI <sup>(3)</sup> , TIMER0_CH2_ON, I2S1_SD <sup>(3)</sup>   |
| PC6               | 37   | I/O                        | 5VT                         | Default: PC6 Alternate: I2S1_MCK <sup>(3)</sup> Remap: TIMER2_CH0   |
| PC7               | 38   | I/O                        | 5VT                         | Default: PC7 Alternate: I2S2_MCK <sup>(3)</sup> Remap: TIMER2_CH1   |
| PC8               | 39   | I/O                        | 5VT                         | Default: PC8 Remap: TIMER2_CH2  |
| PC9               | 40   | I/O                        | 5VT                         | Default: PC9 Remap: TIMER2_CH3  |
| PA8               | 41   | I/O                        | 5VT                         | Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF   |
| PA9               | 42   | I/O                        | 5VT                         | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS   |
| PA10              | 43   | I/O                        | 5VT                         | Default: PA10 Alternate: USART0_RX, TIMER0_CH2, USBFS_ID  |
| PA11              | 44   | I/O                        | 5VT                         | Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3  |
| PA12              | 45   | I/O                        | 5VT                         | Default: PA12 Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI  |
| PA13              | 46   | I/O                        | 5VT                         | Default: JTMS<br>Remap: PA13  |
| Vss_2             | 47   | Р                          |                             | Default: Vss_2  |
| V <sub>DD_2</sub> | 48   | Р                          |                             | Default: V <sub>DD_2</sub>  |
| PA14              | 49   | I/O                        | 5VT                         | Default: JTCK<br>Remap: PA14  |
| PA15              | 50   | I/O                        | 5VT                         | Default: JTDI Alternate: SPI2_NSS <sup>(3)</sup> , I2S2_WS <sup>(3)</sup> Remap: TIMER1_CH0 _ETI, PA15, SPI0_NSS                          |
| PC10              | 51   | I/O                        | 5VT                         | Default: PC10<br>Alternate: UART3_TX <sup>(3)</sup><br>Remap: USART2_TX <sup>(3)</sup> , SPI2_SCK <sup>(3)</sup> , I2S2_CK <sup>(3)</sup> |
| PC11              | 52   | I/O                        | 5VT                         | Default: PC11   |



| Pin Name          | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description   |
|-------------------|------|----------------------------|-----------------------------|---|
|                   |      |                            |                             | Alternate: UART3_RX <sup>(3)</sup>  |
|                   |      |                            |                             | Remap: USART2_RX <sup>(3)</sup> , SPI2_MISO <sup>(3)</sup>                          |
|                   |      |                            |                             | Default: PC12   |
| PC12              | 53   | I/O                        | 5VT                         | Alternate: UART4_TX <sup>(3)</sup>  |
|                   |      |                            |                             | Remap: USART2_CK <sup>(3)</sup> , SPI2_MOSI <sup>(3)</sup> , I2S2_SD <sup>(3)</sup> |
| PD2               | 54   | 1/0                        | 5VT                         | Default: PD2  |
| 1 02              | 34   | 1/0                        | 3 7 1                       | Alternate: TIMER2_ETI, UART4_RX <sup>(3)</sup>                                      |
|                   |      |                            |                             | Default: JTDO   |
| PB3               | 55   | I/O                        | 5VT                         | Alternate:SPI2_SCK <sup>(3)</sup> , I2S2_CK <sup>(3)</sup>                          |
|                   |      |                            |                             | Remap: PB3, TIMER1_CH1, SPI0_SCK  |
|                   |      |                            |                             | Default: NJTRST   |
| PB4               | 56   | I/O                        | 5VT                         | Alternate: SPI2_MISO <sup>(3)</sup>   |
|                   |      |                            |                             | Remap: TIMER2_CH0, PB4, SPI0_MISO   |
|                   |      |                            |                             | Default: PB5  |
| PB5               | 57   | I/O                        |                             | Alternate: I2C0_SMBA, SPI2_MOSI <sup>(3)</sup> , I2S2_SD <sup>(3)</sup>             |
|                   |      |                            |                             | Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX   |
|                   |      |                            |                             | Default: PB6  |
| PB6               | 58   | I/O                        | 5VT                         | Alternate: I2C0_SCL, TIMER3_CH0 <sup>(3)</sup>                                      |
|                   |      |                            |                             | Remap: USART0_TX, CAN1_TX   |
|                   |      |                            |                             | Default: PB7  |
| PB7               | 59   | I/O                        | 5VT                         | Alternate: I2C0_SDA, TIMER3_CH1(3)  |
|                   |      |                            |                             | Remap: USART0_RX  |
| воото             | 60   | I                          |                             | Default: BOOT0  |
|                   |      |                            |                             | Default: PB8  |
| PB8               | 61   | I/O                        | 5VT                         | Alternate: TIMER3_CH2 <sup>(3)</sup>  |
|                   |      |                            |                             | Remap: I2C0_SCL, CAN0_RX  |
|                   |      |                            |                             | Default: PB9  |
| PB9               | 62   | I/O                        | 5VT                         | Alternate: TIMER3_CH3 <sup>(3)</sup>  |
|                   |      |                            |                             | Remap: I2C0_SDA, CAN0_TX  |
| Vss_3             | 63   | Р                          |                             | Default: Vss_3  |
| V <sub>DD_3</sub> | 64   | Р                          |                             | Default: V <sub>DD_3</sub>  |

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available in GD32VF103R8/B devices.



## 2.6.3. GD32VF103Cx LQFP48 pin definitions

Table 2-6. GD32VF103Cx LQFP48 pin definitions

| Pin Name         | Pins        | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup>                            | Functions description  |
|------------------|-------------|----------------------------|--|--|
| V <sub>BAT</sub> | 1           | Р                          |  | Default: V <sub>BAT</sub>                                    |
| PC13-            |             |                            |  | Default: PC13  |
| TAMPER-          | 2 I/O       |                            | Alternate: TAMPER-RTC                                  |  |
| RTC              |             |                            |  |  |
| PC14-            | 3           | I/O                        |  | Default: PC14  |
| OSC32IN          |             |                            |  | Alternate: OSC32IN   |
| PC15-            | 4           | I/O                        |  | Default: PC15  |
| OSC32OUT         |             |                            |  | Alternate: OSC32OUT  |
| OSCIN            | 5           | I                          |  | Default: OSCIN   |
|                  |             |                            |  | Remap: PD0   |
| OSCOUT           | 6           | 0                          |  | Default: OSCOUT  |
|                  |             |                            |  | Remap: PD1   |
| NRST             | 7           | I/O                        |  | Default: NRST  |
| V <sub>SSA</sub> | 8           | Р                          |  | Default: V <sub>SSA</sub>                                    |
| $V_{DDA}$        | 9           | Р                          |  | Default: V <sub>DDA</sub>                                    |
|                  |             |                            |  | Default: PA0   |
| PA0-WKUP         | PA0-WKUP 10 | I/O                        |  | Alternate: WKUP, USART1_CTS, ADC01_IN0,                      |
|                  |             |                            |  | TIMER1_CH0_ETI, TIMER4_CH0 <sup>(3)</sup>                    |
|                  |             |                            |  | Default: PA1   |
| PA1              | 11          | I/O                        |  | Alternate: USART1_RTS, ADC01_IN1,                            |
|                  |             |                            |  | TIMER4_CH1 <sup>(3)</sup> ,TIMER1_CH1                        |
|                  |             |                            |  | Default: PA2   |
| PA2              | 12          | I/O                        |  | Alternate: USART1_TX, TIMER4_CH2 <sup>(3)</sup> ,ADC01_IN2,  |
|                  |             |                            |  | TIMER1_CH2   |
|                  |             |                            |  | Default: PA3   |
| PA3              | 13          | I/O                        |  | Alternate: USART1_RX, TIMER4_CH3 <sup>(3)</sup> , ADC01_IN3, |
|                  |             |                            |  | TIMER1_CH3   |
|                  |             |                            |  | Default: PA4   |
| РΔИ              | 14          | I/O                        |  | Alternate: SPI0_NSS, USART1_CK, ADC01_IN4                    |
| PA4 14           | 1/0         |                            | DAC_OUT0   |  |
|                  |             |                            | Remap: SPI2_NSS <sup>(3)</sup> ,I2S2_WS <sup>(3)</sup> |  |
| PA5              | 15          | I/O                        |  | Default: PA5   |
| 1 //3            | 13          | 1,0                        |  | Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1                     |
|                  |             |                            |  | Default: PA6   |
| PA6              | 16          | I/O                        |  | Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0                  |
|                  |             |                            |  | Remap: TIMER0_BRKIN  |
| PA7              | 17          | I/O                        |  | Default: PA7   |



|                   |      |                            |                             | ODOZ VI 100 Datasiici   |
|-------------------|------|----------------------------|-----------------------------|---|
| Pin Name          | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description   |
|                   |      |                            |                             | Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1   |
|                   |      |                            |                             | Remap: TIMER0_CH0_ON  |
|                   |      |                            |                             | Default: PB0  |
| PB0               | 18   | I/O                        |                             | Alternate: ADC01_IN8, TIMER2_CH2  |
|                   |      |                            |                             | Remap: TIMER0_CH1_ON  |
|                   |      | I/O                        |                             | Default: PB1  |
| PB1               | 19   |                            |                             | Alternate: ADC01_IN9, TIMER2_CH3  |
|                   |      |                            |                             | Remap: TIMER0_CH2_ON  |
| PB2               | 20   | I/O                        | 5VT                         | Default: PB2, BOOT1   |
|                   |      |                            |                             | Default: PB10   |
| PB10              | 21   | I/O                        | 5VT                         | Alternate: I2C1_SCL <sup>(3)</sup> , USART2_TX <sup>(3)</sup>                             |
|                   |      |                            |                             | Remap: TIMER1_CH2   |
|                   |      |                            |                             | Default: PB11   |
| PB11              | 22   | I/O                        | 5VT                         | Alternate: I2C1_SDA <sup>(3)</sup> , USART2_RX <sup>(3)</sup>                             |
|                   |      |                            |                             | Remap: TIMER1_CH3   |
| Vss_1             | 23   | Р                          |                             | Default: Vss_1  |
| V <sub>DD_1</sub> | 24   | Р                          |                             | Default: V <sub>DD_1</sub>  |
|                   |      |                            |                             | Default: PB12   |
| PB12              | 25   | I/O                        | 5VT                         | Alternate: SPI1_NSS <sup>(3)</sup> , I2S1_WS <sup>(3)</sup> , I2C1_SMBA <sup>(3)</sup> ,  |
|                   |      |                            |                             | USART2_CK <sup>(3)</sup> , TIMER0_BRKIN, CAN1_RX  |
|                   |      | I/O                        | 5VT                         | Default: PB13   |
| PB13              | 26   |                            |                             | Alternate: SPI1_SCK <sup>(3)</sup> , I2S1_CK <sup>(3)</sup> , USART2_CTS <sup>(3)</sup> , |
|                   |      |                            |                             | TIMER0_CH0_ON, CAN1_TX  |
|                   |      | I/O                        | 5VT                         | Default: PB14   |
| PB14              | 27   |                            |                             | Alternate: SPI1_MISO <sup>(3)</sup> , USART2_RTS <sup>(3)</sup> ,                         |
|                   |      |                            |                             | TIMER0_CH1_ON   |
| DD45              | 00   | 1/0                        | 5VT                         | Default: PB15   |
| PB15              | 28   | 28 I/O                     |                             | Alternate: SPI1_MOSI <sup>(3)</sup> , TIMER0_CH2_ON, I2S1_SD <sup>(3)</sup>               |
|                   |      | I/O                        | 5VT                         | Default: PA8  |
| PA8               | 29   |                            |                             | Alternate: USART0_CK, TIMER0_CH0, CK_OUT0,  |
|                   |      |                            |                             | USBFS_SOF   |
| DAG               | 00   | 1/0                        | 5VT                         | Default: PA9  |
| PA9               | 30   | I/O                        |                             | Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS  |
| DATE              | 31   | I/O                        | 5VT                         | Default: PA10   |
| PA10              |      |                            |                             | Alternate: USART0_RX, TIMER0_CH2, USBFS_ID  |
| PA11              | 32   | I/O                        | 5VT                         | Default: PA11   |
|                   |      |                            |                             | Alternate: USART0_CTS, CAN0_RX, TIMER0_CH3,   |
|                   |      |                            |                             | USBFS_DM  |
| PA12              | 33   | 3 I/O                      | 5VT                         | Default: PA12   |
| FA12              |      |                            |                             | Alternate: USART0_RTS, CAN0_TX, TIMER0_ETI,   |



| Pin Name          | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description                                      |
|-------------------|------|----------------------------|-----------------------------|--|
|                   |      |                            |                             | USBFS_DP   |
| PA13              |      |                            | 5VT                         | Default: JTMS  |
|                   | 34   | I/O                        |                             | Remap: PA13  |
| V <sub>SS_2</sub> | 35   | Р                          |                             | Default: Vss_2   |
| $V_{DD_2}$        | 36   | Р                          |                             | Default: V <sub>DD_2</sub>                                 |
| PA14              | 27   | I/O                        | 5VT                         | Default: JTCK  |
| PA14              | 37   |                            |                             | Remap: PA14  |
|                   |      | I/O                        | 5VT                         | Default: JTDI  |
| PA15              | 38   |                            |                             | Alternate:SPI2_NSS <sup>(3)</sup> , I2S2_WS <sup>(3)</sup> |
|                   |      |                            |                             | Remap: TIMER1_CH0 _ETI, PA15, SPI0_NSS                     |
|                   |      | I/O                        | 5VT                         | Default: JTDO  |
| PB3               | 39   |                            |                             | Alternate:SPI2_SCK <sup>(3)</sup> ,I2S2_CK <sup>(3)</sup>  |
|                   |      |                            |                             | Remap: PB3, TIMER1_CH1, SPI0_SCK                           |
|                   |      | I/O                        | 5VT                         | Default: NJTRST  |
| PB4               | 40   |                            |                             | Alternate:SPI2_MISO <sup>(3)</sup>                         |
|                   |      |                            |                             | Remap: TIMER2_CH0, PB4, SPI0_MISO                          |
|                   |      | I/O                        |                             | Default: PB5   |
| PB5               | 41   |                            |                             | Alternate: I2C0_SMBA ,SP12_MOSI(3), I2S2_SD(3)             |
|                   |      |                            |                             | Remap: TIMER2_CH1, SPI0_MOSI,CAN1_RX                       |
|                   | 42   | I/O                        | 5VT                         | Default: PB6   |
| PB6               |      |                            |                             | Alternate: I2C0_SCL, TIMER3_CH0 <sup>(3)</sup>             |
|                   |      |                            |                             | Remap: USART0_TX,CAN1_TX                                   |
|                   |      |                            |                             | Default: PB7   |
| PB7               | 43   | I/O                        | 5VT                         | Alternate: I2C0_SDA, TIMER3_CH1(3)                         |
|                   |      |                            |                             | Remap: USART0_RX   |
| воото             | 44   | I                          |                             | Default: BOOT0   |
|                   |      |                            |                             | Default: PB8   |
| PB8               | 45   | I/O                        | 5VT                         | Alternate: TIMER3_CH2 <sup>(3)</sup>                       |
|                   |      |                            |                             | Remap: I2C0_SCL, CAN0_RX                                   |
| PB9               | 46   | I/O                        | 5VT                         | Default: PB9   |
|                   |      |                            |                             | Alternate: TIMER3_CH3 <sup>(3)</sup>                       |
|                   |      |                            |                             | Remap: I2C0_SDA, CAN0_TX                                   |
| V <sub>SS_3</sub> | 47   | Р                          |                             | Default: Vss_3   |
| $V_{DD_3}$        | 48   | Р                          |                             | Default: V <sub>DD_3</sub>                                 |

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available in GD32VF103C8/B devices.



## 2.6.4. GD32VF103Tx QFN36 pin definitions

Table 2-7. GD32VF103Tx QFN36 pin definitions

| Pin Name         | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description                         |
|------------------|------|----------------------------|-----------------------------|---|
| OSCIN 2          | 2    | ı                          |                             | Default: OSCIN                                |
|                  | 2    | I                          |                             | Remap: PD0                                    |
| OSCOUT :         | 3    | 0                          |                             | Default: OSCOUT                               |
|                  | 3    |                            |                             | Remap: PD1                                    |
| NRST             | 4    | I/O                        |                             | Default: NRST                                 |
| Vssa             | 5    | Р                          |                             | Default: V <sub>SSA</sub>                     |
| V <sub>DDA</sub> | 6    | Р                          |                             | Default: V <sub>DDA</sub>                     |
|                  |      |                            |                             | Default: PA0                                  |
| PA0-WKUP         | 7    | I/O                        |                             | Alternate: WKUP, USART1_CTS, ADC01_IN0,       |
|                  |      |                            |                             | TIMER1_CH0_ETI, TIMER4_CH0 <sup>(3)</sup>     |
|                  |      | I/O                        |                             | Default: PA1                                  |
| PA1              | 8    |                            |                             | Alternate: USART1_RTS, ADC01_IN1, TIMER1_CH1, |
|                  |      |                            |                             | TIMER4_CH1 <sup>(3)</sup>                     |
|                  |      |                            |                             | Default: PA2                                  |
| PA2              | 9    | I/O                        |                             | Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2,  |
|                  |      |                            |                             | TIMER4_CH2 <sup>(3)</sup>                     |
|                  |      | I/O                        |                             | Default: PA3                                  |
| PA3              | 10   |                            |                             | Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3,  |
|                  |      |                            |                             | TIMER4_CH3 <sup>(3)</sup>                     |
|                  | 11   | I/O                        |                             | Default: PA4                                  |
| PA4              |      |                            |                             | Alternate: SPI0_NSS, USART1_CK, ADC01_IN4,    |
|                  |      |                            |                             | DAC_OUT0                                      |
| DAF              | 40   | I/O                        |                             | Default: PA5                                  |
| PA5              | 12   |                            |                             | Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1      |
|                  |      | I/O                        |                             | Default: PA6                                  |
| PA6              | 13   |                            |                             | Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0   |
|                  |      |                            |                             | Remap: TIMER0_BRKIN                           |
|                  |      | I/O                        |                             | Default: PA7                                  |
| PA7              | 14   |                            |                             | Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1   |
|                  |      |                            |                             | Remap: TIMER0_CH0_ON                          |
| PB0              |      | I/O                        |                             | Default: PB0                                  |
|                  | 15   |                            |                             | Alternate: ADC01_IN8, TIMER2_CH2              |
|                  |      |                            |                             | Remap: TIMER0_CH1_ON                          |
| PB1              | 16   | I/O                        |                             | Default: PB1                                  |
|                  |      |                            |                             | Alternate: ADC01_IN9, TIMER2_CH3              |
|                  |      |                            |                             | Remap: TIMER0_CH2_ON                          |
| PB2              | 17   | I/O                        | 5VT                         | Default: PB2,BOOT1                            |



|                   |      |                            |                             | GD32 VF 103 Datastiet                          |
|-------------------|------|----------------------------|-----------------------------|--|
| Pin Name          | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description                          |
| Vss_1             | 18   | Р                          |                             | Default: V <sub>SS_1</sub>                     |
| V <sub>DD_1</sub> | 19   | Р                          |                             | Default: V <sub>DD_1</sub>                     |
|                   |      |                            |                             | Default: PA8                                   |
| PA8 20            | 20   | I/O                        | 5VT                         | Alternate: USART0_CK, TIMER0_CH0, CK_OUT0,     |
|                   |      |                            | USBFS_SOF                   |  |
| B.4.5             | 04   | I/O                        | 5VT                         | Default: PA9                                   |
| PA9               | 21   |                            |                             | Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS   |
| DA40              | 22   | 1/0                        | <del>_</del> _              | Default: PA10                                  |
| PA10              | 22   | I/O                        | 5VT                         | Alternate: USART0_RX, TIMER0_CH2, USBFS_ID     |
|                   |      |                            |                             | Default: PA11                                  |
| PA11              | 23   | I/O                        | 5VT                         | Alternate: USART0_CTS, CAN0_RX, TIMER0_CH3,    |
|                   |      |                            |                             | USBFS_DM                                       |
|                   |      |                            | 5VT                         | Default: PA12                                  |
| PA12              | 24   | I/O                        |                             | Alternate: USART0_RTS, CAN0_TX, TIMER0_ETI,    |
|                   |      |                            |                             | USBFS_DP                                       |
| DA40              | 0.5  |                            | 5VT                         | Default: JTMS                                  |
| PA13              | 25   | I/O                        |                             | Remap: PA13                                    |
| V <sub>SS_2</sub> | 26   | Р                          |                             | Default: Vss_2                                 |
| V <sub>DD_2</sub> | 27   | Р                          |                             | Default: V <sub>DD_2</sub>                     |
| DA44              | 00   | 1/0                        | 5VT                         | Default: JTCK                                  |
| PA14              | 28   | I/O                        |                             | Remap: PA14                                    |
| DA45              | 20   | 1/0                        | 5VT                         | Default: JTDI                                  |
| PA15              | 29   | I/O                        |                             | Remap: TIMER1_CH0 _ETI, PA15, SPI0_NSS         |
| DDO               | 20   | 1/0                        | 5VT                         | Default: JTDO                                  |
| PB3               | 30   | I/O                        |                             | Remap: PB3, TIMER1_CH1, SPI0_SCK               |
| PB4               | 24   | 1/0                        | 5VT                         | Default: NJTRST                                |
| PD4               | 31   | I/O                        |                             | Remap: TIMER2_CH0, PB4, SPI0_MISO              |
|                   |      | I/O                        |                             | Default: PB5                                   |
| PB5               | 32   |                            |                             | Alternate: I2C0_SMBA                           |
|                   |      |                            |                             | Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX          |
|                   |      |                            |                             | Default: PB6                                   |
| PB6 3             | 33   | I/O                        | 5VT                         | Alternate: I2C0_SCL, TIMER3_CH0 <sup>(3)</sup> |
|                   |      |                            |                             | Remap: USART0_TX, CAN1_TX                      |
| PB7               |      | I/O                        | 5VT                         | Default: PB7                                   |
|                   | 34   |                            |                             | Alternate: I2C0_SDA, TIMER3_CH1 <sup>(3)</sup> |
|                   |      |                            |                             | Remap: USART0_RX                               |
| воото             | 35   | I                          |                             | Default: BOOT0                                 |
| V <sub>SS_3</sub> | 36   | Р                          |                             | Default: V <sub>SS_3</sub>                     |
| $V_{DD_3}$        | 1    | Р                          |                             | Default: V <sub>DD_3</sub>                     |



- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available in GD32VF103T8/B devices.



# 3. Functional description

### 3.1. System and memory architecture

The devices of GD32VF103 series are 32-bit general-purpose microcontrollers based on the 32bit RISC-V processor. The RISC-V processor includes three AHB buses known as I-Code, D-Code and System buses. All memory accesses of the RISC-V processor are executed on the three buses according to the different purposes and the target memory spaces. The memory organization uses a Harvard architecture, pre-defined memory map and up to 4 GB of memory space, making the system flexible and extendable.

# 3.2. On-chip memory

- Up to 128 Kbytes of Flash memory
- 32 Kbytes of SRAM

The RISC-V processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 128 Kbytes of inner flash at most and 32 Kbytes of inner SRAM is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. The <u>Table 2-3. GD32VF103 memory map</u> shows the memory map of the GD32VF103 series of devices, including code, SRAM, peripheral, and other predefined regions.

# 3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 3 to 25 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control unit provides a range of frequencies and clock functions. These include an Internal 8M RC oscillator (IRC8M), a High Speed crystal oscillator (HXTAL), a Low Speed Internal 40K RC oscillator (IRC40K), a Low Speed crystal oscillator (LXTAL), a Phase Lock Loop (PLL), a HXTAL clock monitor, clock prescalers, clock multiplexers and clock gating circuitry. The frequency of AHB, APB2 and the APB1 domains can be configured by each prescaler. The maximum frequency of the AHB, APB2 and APB1 domains is 108 MHz/108 MHz/54 MHz. See *Figure 2-6. GD32VF103 clock tree* for details.

GD32VF103 Reset Control includes the control of three kinds of reset: power reset, system reset and backup domain reset. The system reset resets the processor core and peripheral



IP components except for the JTAG-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from/down to 2.6 V. The device remains in reset mode when  $V_{DD}$  is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

#### Power supply schemes:

- V<sub>DD</sub> range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>DDA</sub> range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

#### 3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART1 (PD5 and PD6), USBFS in device mode (PA9, PA11 and PA12). It also can be used to transfer and update the Flash memory code, the data and the vector table sections.



### 3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

#### ■ Sleep mode

In sleep mode, only clock of core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

#### ■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of IRC8M, HXTAL and PLLs are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm/ time stamp/ tamper, the LVD output, USB Wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

#### ■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLLs are disabled. The contents of SRAM and registers (except Backup registers) are lost. There are four wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC alarm/ time stamp/ tamper, the FWDGT reset, and the rising edge on WKUP pin.

# 3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC engine with up to 12 MSPS conversion rate
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Conversion range: V<sub>SSA</sub> to V<sub>DDA</sub> (2.6 to 3.6 V)
- Temperature sensor

Up to two 12-bit 1MSPS multi-channel ADCs are integrated in the device. Each is a total of up to 16 multiplexed external channels with 2 internal channels for temperature sensor and voltage reference measurement. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages.

The ADCs can be triggered from the events generated by the general level 0 timers (TIMERx=1,2,3) and the advanced timers (TIMER0) with internal connection. The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2.6 V <  $V_{DDA}$  < 3.6 V. The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.



### 3.7. Digital to analog converter (DAC)

- Two 12-bit DAC converters of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The two 12-bit buffered DAC channels are used to generate variable analog outputs. The DACs are designed with integrated resistor strings structure. The DAC channels can be triggered by the timer TRGO outputs or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is  $V_{\text{REF+}}$ .

#### 3.8. DMA

- 7 channel DMA0 controller and 5 channel DMA1 controller
- Peripherals supported: TIMERs, ADC, SPIs, I2Cs, USARTs, DAC, I2S

The direct memory access (DMA) controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

# 3.9. General-purpose inputs/outputs (GPIOs)

- Up to 80 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 80 general purpose I/O pins (GPIO), named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15 for the device to implement logic input/output functions. Each GPIO port has related control and configuration registers to satisfy the requirements of specific applications. The external interrupt on the GPIO pins of the device have related control and configuration registers in the Interrupt/event Controller Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the AF input or output pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Each GPIO pin can be configured as pull-up, pull-down or no pull-up/pull-down. All GPIOs are high-current capable except for analog mode.



### 3.10. Timers and PWM generation

- Up to one 16-bit advanced timer (TIMER0), four 16-bit general timers(TIMERx=1,2,3,4), and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 64-bit SysTick timer up counter
- 2 watchdog timers (Free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for

- Input capture
- Output compare
- PWM generation (edge-aligned or center-aligned counting modes)
- Single pulse mode output

If configured as a general 16-bit timer, it can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, known as TIMERx=1,2,3,4 can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 and TIMER6 are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32VF103 have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and a 3-bit prescaler, it is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.



The SysTick timer is dedicated for OS, but could also be used as a standard up counter. The features are shown below:

- A 64-bit up counter
- Maskable system interrupt generation when the counter and comparison values are equal
- Programmable clock source

### 3.11. Real time clock (RTC)

- 32-bit up-counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wake-up event

The real time clock is an independent timer which provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and an expected interrupt. The RTC features a 32-bit programmable counter for long-term measurement using the compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

### 3.12. Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 400 KHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.



### 3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 27 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

# 3.14. Universal synchronous asynchronous receiver transmitter (USART)

- Up to three USARTs and two UARTs with operating frequency up to 6.75 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- USARTs support ISO 7816-3 compliant smart card interface

The USART (USART0, USART1 and USART2) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication except UART4.

# 3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32VF103 contain two I2S-bus interfaces that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequency from 8 KHz to 192 KHz is supported with less than 0.5% accuracy error.



### 3.16. Universal serial bus full-speed (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers in device/host/OTG mode. Full-speed peripheral is compliant with the USB 2.0 specification. Transaction formatting is performed by the hardware, including CRC generation and checking. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HXTAL crystal oscillator) and the operating frequency divided from APB1 should be 12 MHz above.

### 3.17. Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for USB CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

# 3.18. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash
- Up to 16-bit data bus
- Support to interface with Motorola 6800 and Intel 8080 type LCD directly

External memory controller (EXMC) is an abbreviation of external memory controller. It has one bank for external device support. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

# 3.19. Debug mode

- Support standard JTAG debugging interface and mature interactive debugging tool GDB
- Support up to four hardware breakpoints

The RISC-V Core does not support trace debugging. Hardware breakpoints are mainly used



to set breakpoints at read-only sections (such as Flash).

# 3.20. Package and operation temperature

- LQFP100 (GD32VF103Vx), LQFP64 (GD32VF103Rx), LQFP48 (GD32VF103Cx)
- QFN36 (GD32VF103Tx)
- Operation temperature range: -40°C to +85°C (industrial level)



### 4. Electrical characteristics

# 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1)(4)

| Symbol  | Parameter   | Min                    | Max                    | Unit |
|---|---|------------------------|------------------------|------|
| $V_{DD}$  | External voltage range <sup>(2)</sup>                   | V <sub>SS</sub> - 0.3  | V <sub>SS</sub> + 3.6  | V    |
| $V_{DDA}$   | External analog supply voltage                          | V <sub>SSA</sub> - 0.3 | V <sub>SSA</sub> + 3.6 | V    |
| Vват  | External battery supply voltage                         | Vss - 0.3              | Vss + 3.6              | V    |
| V <sub>IN</sub> Input voltage on 5V tolerant pin <sup>(3)</sup> |   | Vss - 0.3              | V <sub>DD</sub> + 3.6  | V    |
| VIN   | Input voltage on other I/O                              | Vss - 0.3              | 3.6                    | V    |
| AVDDX   | Variations between different $V_{\text{DD}}$ power pins | _                      | 50                     | mV   |
| V <sub>SSX</sub> -V <sub>SS</sub>                               | Variations between different ground pins                | _                      | 50                     | mV   |
| lio   | Maximum current for GPIO pins                           | _                      | ±25                    | mA   |
| TA  | Operating temperature range                             | -40                    | +85                    | °C   |
| T <sub>STG</sub>  | Storage temperature range                               | -55                    | +150                   | °C   |
| TJ  | Maximum junction temperature                            | _                      | 125                    | °C   |

<sup>(1).</sup> Guaranteed by design, not tested in production.

### 4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

| Symbol           | Parameter                           | Conditions | Min <sup>(1)</sup> | Тур | Max <sup>(1)</sup> | Unit     |
|------------------|-------------------------------------|------------|--------------------|-----|--------------------|----------|
| $V_{DD}$         | Supply voltage                      | _          | 2.6                | 3.3 | 3.6                | <b>V</b> |
| Vdda             | Analog supply voltage  ADC not used | _          | 2.6                | 3.3 | 3.6                | V        |
| V <sub>BAT</sub> | Battery supply voltage              |            | 1.8                |     | 3.6                | V        |

 $<sup>\</sup>begin{tabular}{ll} \textbf{(1)}. Based on characterization, not tested in production. \\ \end{tabular}$ 

<sup>(2).</sup> All main power and ground pins should be connected to an external power source within the allowable range.

<sup>(3).</sup> V<sub>IN</sub> maximum value cannot exceed 6.5V.

<sup>(4).</sup> It is recommended that  $V_{DD}$  and  $V_{DDA}$  are powered by the same source. The maximum difference between  $V_{DD}$  and  $V_{DDA}$  does not exceed 300 mV during power-up and operation.



#### Table 4-3. Clock frequency

| Symbol            | Parameter            | Conditions | Min | Max | Unit |
|-------------------|----------------------|------------|-----|-----|------|
| fHCLK             | AHB clock frequency  | _          | _   | 108 | MHz  |
| f <sub>APB1</sub> | APB1 clock frequency | _          | _   | 54  | MHz  |
| f <sub>APB2</sub> | APB2 clock frequency | _          | _   | 108 | MHz  |

### Table 4-4. Operating conditions at Power up/ Power down

| Symbol               | Parameter                      | Conditions | Min | Max | Unit  |
|----------------------|--------------------------------|------------|-----|-----|-------|
| 4 (1)                | V <sub>DD</sub> rise time rate |            | 0   | 8   | µs/V  |
| t <sub>VDD</sub> (1) | V <sub>DD</sub> fall time rate | _          | 20  | ∞   | μ5/ ۷ |

<sup>(1).</sup> Based on characterization, not tested in production.

#### Table 4-5. Start-up timings of Operating conditions

| Symbol                          | Parameter     | Conditions              | Тур | Unit |
|---------------------------------|---------------|-------------------------|-----|------|
| t <sub>start-up</sub> (1)(2)(3) | Ctart up time | Clock source from HXTAL | 132 | ma   |
|                                 | Start-up time | Clock source from IRC8M | 132 | ms   |

- (1). Based on characterization, not tested in production.
- (2). After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
- (3). PLL is off.

Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

| Symbol               | Parameter   | Тур   | Unit |
|----------------------|---|-------|------|
| tsleep               | Wakeup from Sleep mode                              | 4.5   |      |
| 4-                   | Wakeup from Deep-sleep mode (LDO On)                | 6.0   | μs   |
| tDeep-sleep          | Wakeup from Deep-sleep mode (LDO in low power mode) | 6.0   |      |
| t <sub>Standby</sub> | Wakeup from Standby mode                            | 118.8 | ms   |

- (1). Based on characterization, not tested in production.
- (2). The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions:  $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , IRC8M = System clock = 8 MHz



# 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics<sup>(1) (2) (3) (4) (5) (6)</sup>

| Symbol   | Parameter                     | Conditions  | Min | Тур  | Max | Unit |
|----------|-------------------------------|---|-----|------|-----|------|
|          | Supply current                | V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,<br>System clock = 108 MHz, All peripherals<br>enabled                 | _   | 33.7 | _   | mA   |
|          | (Run mode)                    | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$<br>System clock = 108 MHz, All peripherals disabled                   | _   | 18.9 | _   | mA   |
|          | Supply current                | V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,<br>System Clock = 108 MHz, CPU clock off,<br>All peripherals enabled  | _   | 25.4 |     | mA   |
|          | (Sleep mode)                  | V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,<br>System Clock = 108 MHz, CPU clock off,<br>All peripherals disabled | _   | 10.8 | _   | mA   |
| IDD+IDDA | Supply current (Deep-Sleep    | $V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in run mode,}$ IRC40K off, RTC off, All GPIOs analog mode                                   | _   | 430  | _   | μΑ   |
|          | mode)                         | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , LDO in low power mode, IRC40K off, RTC off, All GPIOs analog mode                            | _   | 400  | _   | μΑ   |
|          |                               | $V_{DD} = V_{DDA} = 3.3 \text{ V, LDO off, LXTAL off,}$ IRC40K on, RTC on   | _   | 7.56 |     | μΑ   |
|          | Supply current (Standby mode) | $V_{DD} = V_{DDA} = 3.3 \text{ V, LDO off, LXTAL off,}$ IRC40K on, RTC off  | _   | 7.43 |     | μΑ   |
|          |                               | $V_{DD} = V_{DDA} = 3.3 \text{ V, LDO off, LXTAL off,}$ IRC40K off, RTC off   | _   | 6.27 |     | μΑ   |
|          | Battery supply                | $V_{DD}$ off, $V_{DDA}$ off, $V_{BAT}$ = 3.6 V, LXTAL on with external crystal, RTC on  | _   | 2.18 | _   | μA   |
| Іват     | current (Backup               | $V_{\text{DD}}$ off, $V_{\text{DDA}}$ off, $V_{\text{BAT}} = 3.3 \text{ V}$ , LXTAL on with external crystal, RTC on              | _   | 2.10 | _   | μA   |
|          | modej                         | $V_{\text{DD}}$ off, $V_{\text{DDA}}$ off, $V_{\text{BAT}}$ = 2.6 V, LXTAL on with external crystal, RTC on                       | _   | 1.97 | _   | μA   |

<sup>(1).</sup> Based on characterization, not tested in production.

<sup>(2).</sup> Unless otherwise specified, all values given for TA = 25°C and test result is mean value.

<sup>(3).</sup> When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.

<sup>(4).</sup> When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed,



using PLL.

- (5). When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.
- (6). The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

### 4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the <u>Table 4-8. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-8. EMS characteristics(1)

| Symbol           | Parameter  | Conditions                                       | Level/Class |
|------------------|--|--|-------------|
|                  | Voltage applied to all device pine to              | V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = +25 °C |             |
| VESD             | Vest Vest Vest Vest Vest Vest Vest Vest            | LQFP100, f <sub>HCLK</sub> = 108 MHz             | ЗА          |
|                  |  | conforms to IEC 61000-4-2                        |             |
|                  | Fast transient voltage burst applied to            | V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = +25 °C |             |
| V <sub>FTB</sub> | induce a functional disturbance through            | LQFP100, f <sub>HCLK</sub> = 108 MHz             | 4A          |
|                  | 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins | conforms to IEC 61000-4-2                        |             |

<sup>(1).</sup> Based on characterization, not tested in production.



# 4.5. Power supply supervisor characteristics

Table 4-9. Power supply supervisor characteristics<sup>(1)</sup>

| Symbol               | Parameter Parameter      | Conditions                    | Min | Тур  | Max | Unit |
|----------------------|--------------------------|-------------------------------|-----|------|-----|------|
|                      |                          | LVDT<2:0> = 000(rising edge)  | _   | 2.18 | _   |      |
|                      |                          | LVDT<2:0> = 000(falling edge) | _   | 2.08 | _   |      |
|                      |                          | LVDT<2:0> = 001(rising edge)  | _   | 2.29 | _   |      |
|                      |                          | LVDT<2:0> = 001(falling edge) | _   | 2.19 | _   |      |
|                      |                          | LVDT<2:0> = 010(rising edge)  | _   | 2.38 |     |      |
|                      |                          | LVDT<2:0> = 010(falling edge) | _   | 2.28 | _   |      |
|                      |                          | LVDT<2:0> = 011(rising edge)  | _   | 2.49 | _   |      |
| .,,                  | Low voltage              | LVDT<2:0> = 011(falling edge) | _   | 2.38 | _   | ļ ,, |
| V <sub>LVD</sub>     | Detector level selection | LVDT<2:0> = 100(rising edge)  | _   | 2.58 | _   | V    |
|                      |                          | LVDT<2:0> = 100(falling edge) | _   | 2.48 | _   |      |
|                      |                          | LVDT<2:0> = 101(rising edge)  | _   | 2.68 | _   |      |
|                      |                          | LVDT<2:0> = 101(falling edge) | _   | 2.58 | _   |      |
|                      |                          | LVDT<2:0> = 110(rising edge)  | _   | 2.78 | _   |      |
|                      |                          | LVDT<2:0> = 110(falling edge) | _   | 2.68 | _   |      |
|                      |                          | LVDT<2:0> = 111(rising edge)  | _   | 2.88 | _   |      |
|                      |                          | LVDT<2:0> = 111(falling edge) | _   | 2.78 | _   |      |
| V <sub>LVDhyst</sub> | LVD hystersis            | _                             | _   | 100  | _   | mV   |
| V <sub>POR</sub>     | Power on reset threshold |                               | _   | 2.43 |     | V    |
| V <sub>PDR</sub>     | Power down reset         |                               | _   | 1.86 | _   | V    |
|                      | threshold                | _                             |     | 0.57 |     |      |
| VHYST                | PDR hysteresis           |                               | _   | 0.57 | _   | V    |
| T <sub>RSTTEMP</sub> | Reset temporization      |                               | _   | 2.3  | _   | ms   |

<sup>(1).</sup> Based on characterization, not tested in production.



### 4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-10. ESD characteristics(1)

| Symbol                | Parameter                     | Conditions                     | Min | Тур   | Max  | Unit |      |   |
|-----------------------|-------------------------------|--------------------------------|-----|-------|------|------|------|---|
| V <sub>ESD(HBM)</sub> | Electrostatic discharge       | T <sub>A</sub> =25 °C; JESD22- |     |       |      |      | 5000 | V |
|                       | voltage (human body model)    | A114                           | _   | _     | 3000 | V    |      |   |
| V <sub>ESD(CDM)</sub> | Electrostatic discharge       | T <sub>A</sub> =25 °C;         |     |       | 500  | \/   |      |   |
|                       | voltage (charge device model) | JESD22-C101                    | _   | -   - | 500  | V    |      |   |

<sup>(1).</sup> Based on characterization, not tested in production.

Table 4-11. Static latch-up characteristics(1)

| Symbol                                      | Parameter                        | Conditions      | Min | Тур  | Max | Unit |
|---|----------------------------------|-----------------|-----|------|-----|------|
| LU I-test  V <sub>supply</sub> over voltage | T25 °C: IESD70                   |                 | _   | ±200 | mA  |      |
|   | V <sub>supply</sub> over voltage | 1A=25 C, JESD16 |     | ı    | 5.4 | V    |

<sup>(1).</sup> Based on characterization, not tested in production.

### 4.7. External clock characteristics

Table 4-12. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

| Symbol                                 | Parameter                       | Conditions  | Min     | Тур | Max | Unit |
|--|---------------------------------|---|---------|-----|-----|------|
| f <sub>HXTAL</sub> <sup>(1)</sup>      | Crystal or ceramic frequency    | $2.6 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$ | 3       | 8   | 25  | MHz  |
| R <sub>F</sub> <sup>(2)</sup>          | Feedback resistor               | $V_{DD} = 3.3 \text{ V}$                              | _       | 400 | _   | kΩ   |
| C <sub>HXTAL</sub> <sup>(2) (3)</sup>  | Recommended matching            |   |         |     |     |      |
|  | capacitance on OSCIN and        |   | _       | 20  | 30  | pF   |
|  | OSCOUT                          |   |         |     |     |      |
| Ducy <sub>(HXTAL)</sub> <sup>(2)</sup> | Crystal or ceramic duty cycle   | _   | 48      | 50  | 52  | %    |
| I(1)                                   | Crystal or ceramic operating    | $V_{DD} = 3.3 \text{ V, } T_A =$                      |         | 1.4 |     | mA   |
| I <sub>DDHXTAL</sub> <sup>(1)</sup>    | current                         | 25 °C   | _   1.4 | 1.4 | _   | IIIA |
| tsuhxtal <sup>(1)</sup>                | Crystal or coramic startup time | $V_{DD} = 3.3 \text{ V, } T_A =$                      |         | 1.8 |     | me   |
|  | Crystal or ceramic startup time | 25 °C   |         | 1.0 |     | ms   |

<sup>(1).</sup> Based on characterization, not tested in production.

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(3).</sup>  $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} - C_S)$ , For  $C_{HXTAL1}$  and  $C_{HXTAL2}$ , it is recommended matching capacitance on OSCIN and OSCOUT. For  $C_{LOAD}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For  $C_S$ , it is PCB and MCU pin stray capacitance.



Table 4-13. High speed external clock characteristics (HXTAL in bypass mode)

| Symbol                             | Parameter                           | Conditions               | Min     | Тур | Max            | Unit   |
|------------------------------------|-------------------------------------|--------------------------|---------|-----|----------------|--------|
| f <sub>HXTAL_ext</sub> (1)         | External clock source or oscillator | V <sub>DD</sub> = 3.3 V  | 1       |     | 50             | MHz    |
| THXTAL_ext\'''                     | frequency                           | VDD = 3.3 V              | -       | _   | 50             | IVIITZ |
| V <sub>HXTALH</sub> (2)            | OSCIN input pin high level          | 0.7 V <sub>DD</sub>      |         |     | $V_{DD}$       | V      |
| V HXTALH(=)                        | voltage                             | $V_{DD} = 3.3 \text{ V}$ | 0.7 700 | _   | VDD            | V      |
| V <sub>HXTALL</sub> <sup>(2)</sup> | OSCIN input pin low level voltage   |                          | Vss     | _   | $0.3 \ V_{DD}$ | V      |
| t <sub>H/L(HXTAL)</sub> (2)        | OSCIN high or low time              | _                        | 5       | _   | _              | ns     |
| tr/F(HXTAL) (2)                    | OSCIN rise or fall time             | _                        | _       | _   | 10             | ns     |
| C <sub>IN</sub> <sup>(1)</sup>     | OSCIN input capacitance             | _                        |         | 5   | _              | pF     |
| Ducy <sub>(HXTAL)</sub> (2)        | Duty cycle                          | _                        | 40      | _   | 60             | %      |

<sup>(1).</sup> Based on characterization, not tested in production.

Table 4-14. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

| Symbol                                 | Parameter                    | Conditions               | Min | Тур    | Max | Unit |
|--|------------------------------|--------------------------|-----|--------|-----|------|
| f <sub>LXTAL</sub> (1)                 | Crystal or ceramic           |                          |     | 32.768 |     | kHz  |
| ILXIAL                                 | frequency                    | _                        |     | 32.700 |     | KHZ  |
|  | Recommended matching         |                          |     |        |     |      |
| C <sub>LXTAL</sub> <sup>(2) (3)</sup>  | capacitance on OSC32IN       | _                        | _   | 10     | 20  | pF   |
|  | and OSC32OUT                 |                          |     |        |     |      |
| Ducy <sub>(LXTAL)</sub> <sup>(2)</sup> | Crystal or ceramic duty      |                          | 48  | 50     | 52  | %    |
| Ducy(LXTAL)\                           | cycle                        |                          | 40  | 30     | 52  | /0   |
| I (1)                                  | Crystal or ceramic operating | V <sub>BAT</sub> = 3.3 V |     | 1.97   |     |      |
| I <sub>DDLXTAL</sub> <sup>(1)</sup>    | current                      | VBAI = 3.3 V             |     | 1.97   | _   | μΑ   |
| tsulxtal <sup>(1) (4)</sup>            | Crystal or ceramic startup   |                          |     | 1.8    |     |      |
| ISULXIAL                               | time                         | _                        | _   | 1.0    | _   | S    |

<sup>(1).</sup> Based on characterization, not tested in production.

Table 4-15. Low speed external user clock characteristics (LXTAL in bypass mode)

| Symbol                             | Parameter                           | Conditions | Min                 | Тур    | Max                 | Unit  |
|------------------------------------|-------------------------------------|------------|---------------------|--------|---------------------|-------|
| f                                  | External clock source or oscillator |            |                     | 32.768 | 1000                | kHz   |
| f <sub>LXTAL_ext</sub>             | frequency                           |            |                     | 32.700 | 1000                | KI IZ |
| V <sub>LXTALH</sub> <sup>(1)</sup> | OSC32IN input pin high level        |            | 0.7 V <sub>DD</sub> |        | V <sub>DD</sub>     |       |
|                                    | voltage                             | _          | U.7 VDD             | _      | עטט ע               | V     |
| VLXTALL <sup>(1)</sup>             | OSC32IN input pin low level         |            |                     |        | 0.01/               | V     |
| V LXTALL(''                        | voltage                             | _          | Vss                 | _      | 0.3 V <sub>DD</sub> |       |
| t <sub>H/L(LXTAL)</sub> (1)        | OSC32IN high or low time            | _          | 450                 |        |                     | no    |
| t <sub>R/F(LXTAL)</sub> (1)        | OSC32IN rise or fall time           | _          | _                   | _      | 50                  | ns    |

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(3).</sup>  $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} - C_S)$ , For  $C_{LXTAL1}$  and  $C_{LXTAL2}$ , it is recommended matching capacitance on OSC32IN and OSC32OUT. For  $C_{LOAD}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For  $C_S$ , it is PCB and MCU pin stray capacitance.

<sup>(4).</sup> t<sub>SULXTAL</sub> is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.



| $C_{IN}^{(1)}$              | OSC32IN input capacitance | _ | _  | 5  | ı  | pF |  |
|-----------------------------|---------------------------|---|----|----|----|----|--|
| Ducy <sub>(LXTAL)</sub> (1) | Duty cycle                |   | 30 | 50 | 70 | %  |  |

<sup>(1).</sup> Guaranteed by design, not tested in production.

### 4.8. Internal clock characteristics

Table 4-16. High speed internal clock (IRC8M) characteristics

| Symbol                               | Parameter  | Conditions   | Min  | Тур | Max  | Unit |
|--------------------------------------|--|--|------|-----|------|------|
| f <sub>IRC8M</sub>                   | High Speed Internal Oscillator (IRC8M) frequency                       | $V_{DD} = V_{DDA} = 3.3 \text{ V}$   | _    | 8   | _    | MHz  |
|                                      | пециенсу   | V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, T <sub>A</sub> = -<br>40°C ~+105 °C <sup>(1)</sup> | -2.5 | _   | +1.5 | %    |
|                                      | IRC8M oscillator Frequency accuracy, Factory-trimmed                   | $V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 0^{\circ}\text{C}$<br>~ +85 °C <sup>(1)</sup>         | -1.2 | _   | +1.2 | %    |
| ACC <sub>IRC8M</sub>                 |  | $V_{DD} = V_{DDA} = 3.3 \text{ V, } T_{A} =$ 25 °C   | -1   | _   | +1   | %    |
|                                      | IRC8M oscillator Frequency accuracy, User trimming step <sup>(1)</sup> | _  | _    | 0.5 | _    | %    |
| Ducy <sub>IRC8M</sub> <sup>(2)</sup> | IRC8M oscillator duty cycle  | $V_{DD} = V_{DDA} = 3.3 \text{ V, fircsm} =$ $8 \text{ MHz}$                                   | 48   | 50  | 52   | %    |
| I <sub>DDAIRC8M</sub> <sup>(1)</sup> | IRC8M oscillator operating current                                     | $V_{DD} = V_{DDA} = 3.3 \text{ V, fircsm} = 8 \text{ MHz}$                                     |      | 80  | _    | μΑ   |
| tsuirc8M <sup>(1)</sup>              | IRC8M oscillator startup time  | V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, f <sub>IRC8M</sub> = 8 MHz                         | _    | 2   | _    | μs   |

<sup>(1).</sup> Based on characterization, not tested in production.

Table 4-17. Low speed internal clock (IRC40K) characteristics

| Symbol                                | Parameter                     | Conditions   | Min | Тур | Max | Unit |
|---------------------------------------|-------------------------------|--|-----|-----|-----|------|
| firc40K <sup>(1)</sup>                | Low Speed Internal oscillator | $V_{DD} = V_{DDA} = 3.3 V$ ,                             | 30  | 40  | 60  | kHz  |
|                                       | (IRC40K) frequency            | $T_A = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}$ | 30  | 40  |     | KITZ |
| I···(2)                               | IRC40K oscillator operating   | $V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A =$                |     | 2   | _   |      |
| I <sub>DDAIRC40K</sub> <sup>(2)</sup> | current                       | 25 °C  |     |     |     | μΑ   |
| tsuirc40K <sup>(2)</sup>              | IRC40K oscillator startup     | $V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A =$                |     | 400 | _   |      |
|                                       | time                          | 25 °C  | _   | 100 |     | μs   |

<sup>(1).</sup> Guaranteed by design, not tested in production.

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(2).</sup> Based on characterization, not tested in production.



### 4.9. PLL characteristics

Table 4-18. PLL characteristics

| Symbol                             | Parameter                  | Conditions          | Min | Тур | Max | Unit   |
|------------------------------------|----------------------------|---------------------|-----|-----|-----|--------|
| f <sub>PLLIN</sub> <sup>(1)</sup>  | PLL input clock frequency  | _                   | 1   | _   | 25  | MHz    |
| <b>f</b> PLLOUT                    | PLL output clock frequency | _                   | 16  | _   | 108 | MHz    |
| fvco                               | PLL VCO output clock       | _                   |     |     |     | MHz    |
| IVCO                               | frequency                  | _                   | 32  |     |     | IVIITZ |
| t <sub>LOCK</sub> (2)              | PLL lock time —            |                     | 1   | _   | 300 | μs     |
| I <sub>DDA</sub> <sup>(1)(3)</sup> | Current consumption on     | VCO freq = 216 MHz  |     | 906 |     |        |
| IDDA' ''                           | $V_{DDA}$                  | VCO 11eq = 210 Wi12 |     | 906 |     | μΑ     |
|                                    | Cycle to cycle Jitter      |                     |     | 35  |     |        |
| littora (1)(4)                     | (rms)                      | System clock        |     | 33  |     | nc     |
| Jitter <sub>PLL</sub> (1)(4)       | Cycle to cycle Jitter      | System clock        |     | 371 |     | ps     |
|                                    | (peak to peak)             |                     |     | 3/1 |     |        |

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.
- (3). System clock = HXTAL = 8 MHz,  $f_{PLLOUT} = 108 MHz$ .
- (4). Value given with main PLL running.

Table 4-19. PLL1/2 characteristics

| Symbol                             | Parameter                  | Conditions          | Min | Тур | Max | Unit |
|------------------------------------|----------------------------|---------------------|-----|-----|-----|------|
| f <sub>PLLIN</sub> <sup>(1)</sup>  | PLL input clock frequency  | _                   | 1   | _   | 25  | MHz  |
| f <sub>PLLOUT</sub>                | PLL output clock frequency | _                   | 16  | _   | 108 | MHz  |
| f <sub>VCO</sub>                   | VCO output frequency       | _                   | 32  | _   | 216 | MHz  |
| t <sub>LOCK</sub> (2)              | PLL lock time              | _                   | _   | _   | 300 | μs   |
| I <sub>DDA</sub> <sup>(1)(3)</sup> | Current consumption on     | VCO freq = 216 MHz  |     | 145 |     |      |
| IDDA                               | V <sub>DDA</sub>           | VCO 11eq = 210 Wi12 | _   | 145 |     | μΑ   |
|                                    | Cycle to cycle Jitter      |                     |     | 35  |     |      |
| Jitter <sub>PLL</sub> (1)(4)       | (rms)                      | System clock        |     | 33  | _   | nc   |
| JILLEIPLL M                        | Cycle to cycle Jitter      | Gysterii clock      |     | 371 |     | ps   |
|                                    | (peak to peak)             |                     |     | 3/1 |     |      |

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.
- (3). System clock = HXTAL = 8 MHz,  $f_{PLLOUT} = 108 MHz$ .
- (4). Value given with main PLL running



# 4.10. Memory characteristics

Table 4-20. Flash memory characteristics

| Symbol            | Parameter                  | Conditions   | Min <sup>(1)</sup> | Typ <sup>(1)</sup> | Max <sup>(2)</sup> | Unit    |
|-------------------|----------------------------|--|--------------------|--------------------|--------------------|---------|
|                   | Number of guaranteed       |  |                    |                    |                    |         |
| PE <sub>CYC</sub> | program /erase cycles      | $T_A = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}$ | 100                | _                  | _                  | kcycles |
|                   | before failure (Endurance) |  |                    |                    |                    |         |
| t <sub>RET</sub>  | Data retention time        | T <sub>A</sub> = 125 °C                                  | _                  | 20                 | _                  | years   |
| WtpROG            | Word programming time      | T <sub>A</sub> = -40 °C ~ +85 °C                         | _                  | 37.5               | 86                 | μs      |
| terase            | Page erase time            | T <sub>A</sub> = -40 °C ~ +85 °C                         | _                  | 45                 | 300                | ms      |
| tmerase(128K)     | Mass erase time            | T <sub>A</sub> = -40 °C ~ +85 °C                         | _                  | 1                  | 3.2                | S       |

<sup>(1).</sup> Based on characterization, not tested in production.

# 4.11. NRST pin characteristics

Table 4-21. NRST pin characteristics

| Symbol                               | Parameter                          | Conditions   | Min          | Тур | Max                   | Unit |
|--------------------------------------|------------------------------------|--|--------------|-----|-----------------------|------|
| V <sub>IL(NRST)</sub> <sup>(1)</sup> | NRST Input low level voltage       | 261/41/  | -0.5         | _   | 0.3 V <sub>DD</sub>   | V    |
| V <sub>IH(NRST)</sub> <sup>(1)</sup> | NRST Input high level voltage      | $2.6 \text{ V} \leq \text{V}_{DD} = \text{V}_{DDA}$ $\leq 3.6 \text{ V}$ | $0.7~V_{DD}$ | _   | V <sub>DD</sub> + 0.5 | V    |
| V <sub>hyst</sub> (1)                | Schmidt trigger Voltage hysteresis | ≥ 3.0 V  | _            | 260 | _                     | mV   |
| R <sub>pu</sub> <sup>(2)</sup>       | Pull-up equivalent resistor        | _  |              | 40  | 1                     | kΩ   |

<sup>(1).</sup> Based on characterization, not tested in production.

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(2).</sup> Guaranteed by design, not tested in production.



# 4.12. **GPIO** characteristics

Table 4-22. I/O port DC characteristics(1)

| Symbol                         | Parame                                  | ter        | Conditions   | Min                 | Тур | Max                 | Unit |  |
|--------------------------------|---|------------|--|---------------------|-----|---------------------|------|--|
| Vil                            | Standard IO Low<br>voltag               | -          | $2.6 \text{ V} \le \text{V}_{\text{DD}} = \text{V}_{\text{DDA}} \le 3.6 \text{ V}$ |                     |     | 0.3 V <sub>DD</sub> | ٧    |  |
| VIL                            | 5V-tolerant IO Low level input voltage  |            | 2.6 V ≤ V <sub>DD</sub> = V <sub>DDA</sub> ≤ 3.6 V                                 |                     |     | 0.3 V <sub>DD</sub> | >    |  |
| V <sub>IH</sub>                | Standard IO F                           |            | 2.6 V ≤ V <sub>DD</sub> = V <sub>DDA</sub> ≤ 3.6 V                                 | 0.7 V <sub>DD</sub> | _   | _                   | ٧    |  |
|                                | 5V-tolerant IO High level input voltage |            | 2.6 V ≤ V <sub>DD</sub> = V <sub>DDA</sub> ≤ 3.6 V                                 | 0.7 V <sub>DD</sub> | _   | _                   | V    |  |
|                                | Low level outp                          | ut voltage | V <sub>DD</sub> = 2.6 V  | _                   | _   | 0.3                 |      |  |
| $V_{OL}$                       | for each IO Pins                        |            | $V_{DD} = 3.3 \text{ V}$   | _                   |     | 0.3                 | V    |  |
|                                | $(I_{IO} = +8 \text{ mA})$              |            | $V_{DD} = 3.6 \text{ V}$   |                     | 1   | 0.3                 |      |  |
|                                | Low level output voltage                |            | $V_{DD} = 2.6 \text{ V}$   | _                   | _   | 1                   |      |  |
| $V_{OL}$                       | for each IC                             | ) Pins     | $V_{DD} = 3.3 \text{ V}$   | _                   | _   | 0.8                 | V    |  |
|                                | (I <sub>IO</sub> = +20                  | mA)        | $V_{DD} = 3.6 \text{ V}$   | _                   | _   | 0.7                 |      |  |
|                                | High level outp                         | ut voltage | $V_{DD} = 2.6 \text{ V}$   | 2.3                 | _   | _                   |      |  |
| Vон                            | for each IC                             | ) Pins     | $V_{DD} = 3.3 \text{ V}$   | 3.0                 | _   | _                   | V    |  |
|                                | (I <sub>IO</sub> = +8                   | mA)        | $V_{DD} = 3.6 \text{ V}$   | 3.3                 |     | _                   |      |  |
|                                | High level outp                         | ut voltage | $V_{DD} = 2.6 \text{ V}$   | 1.5                 | _   | _                   |      |  |
| Vон                            | for each IC                             | ) Pins     | $V_{DD} = 3.3 \text{ V}$   | 2.6                 | _   | _                   | V    |  |
|                                | (I <sub>IO</sub> = +20 mA)              |            | $V_{DD} = 3.6 \text{ V}$   | 2.8                 |     | _                   | L    |  |
| R <sub>PU</sub> <sup>(2)</sup> | Internal pull-up                        | All pins   | $V_{IN} = V_{SS}$  | _                   | 40  | _                   | kΩ   |  |
| TYPU.                          | resistor                                | PA10       | <del>_</del>   | _                   | 10  | _                   | K77  |  |
| R <sub>PD</sub> <sup>(2)</sup> | Internal pull-                          | All pins   | $V_{IN} = V_{DD}$  | _                   | 40  | _                   | kΩ   |  |
| INPU.                          | down resistor                           | PA10       | _  | _                   | 10  | _                   | 1/22 |  |

<sup>(1).</sup> Based on characterization, not tested in production.

<sup>(2).</sup> Guaranteed by design, not tested in production.



### 4.13. ADC characteristics

Table 4-23. ADC characteristics

| Symbol                           | Parameter                        | Conditions                      | Min  | Тур              | Max               | Unit             |
|----------------------------------|----------------------------------|---------------------------------|------|------------------|-------------------|------------------|
| V <sub>DDA</sub> <sup>(1)</sup>  | Operating voltage                | _                               | 2.6  | 3.3              | 3.6               | V                |
| V <sub>IN</sub> <sup>(1)</sup>   | ADC input voltage range          | _                               | 0    | _                | V <sub>REF+</sub> | V                |
| f <sub>ADC</sub> <sup>(1)</sup>  | ADC clock                        | _                               | 0.6  | _                | 14                | MHz              |
|                                  |                                  | 12-bit                          | 0.04 | _                | 1                 |                  |
| f <sub>S</sub> <sup>(1)</sup>    | Compling rate                    | 10-bit                          | 0.05 | _                | 1.17              | MSP              |
| IS.,                             | Sampling rate                    | 8-bit                           | 0.06 | _                | 1.4               | S                |
|                                  |                                  | 6-bit                           | 0.08 | _                | 1.75              |                  |
| V <sub>AIN</sub> <sup>(1)</sup>  | Analog input voltage             | 16 external; 2 internal         | 0    | _                | V <sub>DDA</sub>  | V                |
| V <sub>REF+</sub> <sup>(2)</sup> | Positive Reference Voltage       | _                               | 2.4  | _                | V <sub>DDA</sub>  | V                |
| V <sub>REF-</sub> (2)            | Negative Reference<br>Voltage    | _                               | _    | V <sub>SSA</sub> | _                 | V                |
| R <sub>AIN</sub> <sup>(2)</sup>  | External input impedance         | See 错误!未找到引用源。                  | _    | _                | 320               | kΩ               |
| R <sub>ADC</sub> <sup>(2)</sup>  | Input sampling switch resistance | _                               | _    | _                | 0.55              | kΩ               |
| C <sub>ADC</sub> <sup>(2)</sup>  | Input sampling capacitance       | No pin/pad capacitance included | _    | _                | 5.5               | pF               |
| t <sub>s</sub> (2)               | Sampling time                    | $f_{ADC} = 14 \text{ MHz}$      | 0.1  | _                | 17.1              | μs               |
|                                  | Tatal assurania:                 | 12-bit                          | _    | 14               | _                 |                  |
| 4 (2)                            | Total conversion                 | 10-bit                          | _    | 12               | _                 | 1/               |
| tconv <sup>(2)</sup>             | time(including sampling          | 8-bit                           | _    | 10               | _                 | f <sub>ADC</sub> |
|                                  | time)                            | 6-bit                           | _    | 8                | _                 |                  |
| tsu <sup>(2)</sup>               | Startup time                     |                                 | _    | _                | 1                 | μs               |

<sup>(1).</sup> Based on characterization, not tested in production.

$$\textit{Equation 1}: \text{ R}_{\text{AIN}} \text{ max formula } R_{\text{AIN}} < \frac{T_s}{f_{\text{ADC}}{}^*C_{\text{ADC}}{}^*\text{In } (2^{\text{N+2}})} - R_{\text{ADC}}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N=12 (from 12-bit resolution).

Table 4-24. ADC  $R_{AIN}$  max for  $f_{ADC} = 14$   $MHz^{(1)}$ 

| T <sub>s</sub> (cycles) | ts(us) | R <sub>AINmax</sub> (kΩ) |
|-------------------------|--------|--------------------------|
| 1.5                     | 0.11   | 1.46                     |
| 7.5                     | 0.54   | 9.49                     |
| 13.5                    | 0.96   | 17.5                     |
| 28.5                    | 2.04   | 37.6                     |
| 41.5                    | 2.96   | 55                       |
| 55.5                    | 3.96   | 73.7                     |
| 71.5                    | 5.11   | 95                       |
| 239.5                   | 17.11  | 320                      |

<sup>(2).</sup> Guaranteed by design, not tested in production.



(1). Guaranteed by design, not tested in production.

# 4.14. Temperature sensor characteristics

Table 4-25. Temperature sensor characteristics<sup>(1)</sup>

| Symbol                  | Parameter                                      | Min | Тур  | Max | Unit  |
|-------------------------|--|-----|------|-----|-------|
| T∟                      | V <sub>SENSE</sub> linearity with temperature  | _   | ±1.5 | _   | °C    |
| Avg_Slope               | Average slope                                  | _   | 4.1  | _   | mV/°C |
| V <sub>25</sub>         | Voltage at 25 °C                               | _   | 1.45 | _   | V     |
| t <sub>START</sub>      | Startup time                                   | _   | _    | _   | μs    |
| t <sub>S_temp</sub> (2) | ADC sampling time when reading the temperature | _   | 17.1 |     | μs    |

<sup>(1).</sup> Based on characterization, not tested in production.

### 4.15. DAC characteristics

Table 4-26. DAC characteristics

| Symbol                           | Parameter                              | Conditions   | Min | Тур  | Max                | Unit |
|----------------------------------|--|--|-----|------|--------------------|------|
| $V_{DDA}^{(1)}$                  | Operating voltage                      | _  | 2.6 | 3.3  | 3.6                | V    |
| V <sub>REF+</sub> <sup>(2)</sup> | Positive Reference Voltage             | _  | 2.4 | _    | $V_{DDA}$          | V    |
| V <sub>REF-</sub> (2)            | Negative Reference<br>Voltage          | _  | _   | Vssa | _                  | V    |
| R <sub>LOAD</sub> <sup>(2)</sup> | Load resistance                        | Resistive load with buffer ON  | 5   | _    | _                  | kΩ   |
| Ro <sup>(2)</sup>                | Impedance output with buffer OFF       | _  |     | _    | 15                 | kΩ   |
| C <sub>LOAD</sub> <sup>(2)</sup> | Load capacitance                       | No pin/pad capacitance included  |     | _    | 50                 | pF   |
| DAC_OUT<br>min <sup>(2)</sup>    | Lower DAC_OUT voltage with buffer ON   | _  | 0.2 | _    | _                  | V    |
| DAC_OUT<br>max <sup>(2)</sup>    | Higher DAC_OUT voltage with buffer ON  | _  | _   | _    | V <sub>DDA</sub> - | V    |
| DAC_OUT<br>min <sup>(2)</sup>    | Lower DAC_OUT voltage with buffer OFF  | _  | _   | 0.5  | _                  | mV   |
| DAC_OUT<br>max <sup>(2)</sup>    | Higher DAC_OUT voltage with buffer OFF | _  | _   | _    | V <sub>DDA</sub> - | V    |
| I <sub>DDA</sub> <sup>(1)</sup>  | DAC current consumption                | With no load, middle code(0x800) on the input, V <sub>REF+</sub> = 3.6 V | _   | 470  | _                  | μΑ   |
| IDDA\''                          | in quiescent mode                      | With no load, worst code(0xF1C) on the input, $V_{REF+}$ = 3.6 V         | _   | 570  | _                  | μΑ   |

<sup>(2).</sup> Shortest sampling time can be determined in the application by multiple iterations.



| Symbol                              | Parameter                   | Conditions  | Min | Тур | Max  | Unit |
|-------------------------------------|-----------------------------|---|-----|-----|------|------|
|                                     |                             | With no load, middle  |     |     |      |      |
|                                     |                             | code(0x800) on the input, V <sub>REF+</sub>                   | _   | 90  | _    | μΑ   |
| I <sub>DDVREF+</sub> (1)            | DAC current consumption     | = 3.6 V   |     |     |      |      |
| IDDVREF+\'/                         | in quiescent mode           | With no load, worst   |     |     |      |      |
|                                     |                             | code(0xF1C) on the input, V <sub>REF+</sub>                   | _   | 298 | _    | μΑ   |
|                                     |                             | = 3.6 V   |     |     |      |      |
| DNL <sup>(1)</sup>                  | Differential non-linearity  | DAC in 12-bit mode  |     |     | ±3   | LSB  |
| DINL                                | error                       | DAC III 12-bit filode   |     |     |      | LOD  |
| INL <sup>(1)</sup>                  | Integral non-linearity      | DAC in 12-bit mode  |     | -   | ±4   | LSB  |
| Offset <sup>(1)</sup>               | Offset error                | DAC in 12-bit mode  |     | 1   | ±12  | LSB  |
| GE <sup>(1)</sup>                   | Gain error                  | DAC in 12-bit mode  |     | _   | ±0.5 | %    |
| T <sub>setting</sub> <sup>(1)</sup> | Settling time               | $C_{LOAD} \leqslant 50$ pF, $R_{LOAD} \geqslant 5$ k $\Omega$ |     | 0.3 | 1    | μs   |
| Undata                              | Max frequency for a correct |   |     |     |      |      |
| Update<br>rate <sup>(2)</sup>       | DAC_OUT change from         | $C_{LOAD} \leqslant 50$ pF, $R_{LOAD} \geqslant 5$ k $\Omega$ | _   | _   | 4    | MS/s |
| rate <sup>(-)</sup>                 | code i to i ± 1 LSBs        |   |     |     |      |      |
|                                     | Power supply rejection      |   |     |     |      |      |
| PSRR <sup>(2)</sup>                 | ratio                       | _   | 55  | 80  | _    | dB   |
|                                     | (to V <sub>DDA</sub> )      |   |     |     |      |      |

<sup>(1).</sup> Based on characterization, not tested in production.

### 4.16. I2C characteristics

Table 4-27. I2C characteristics(1)(2)

| Cumbal                   | Doromotor             | Conditions | Standar | d mode | Fast | Fast mode |      |
|--------------------------|-----------------------|------------|---------|--------|------|-----------|------|
| Symbol                   | Parameter             | Conditions | Min     | Max    | Min  | Max       | Unit |
| t <sub>SCL(H)</sub>      | SCL clock high time   | ı          | 4.0     |        | 0.6  | I         | μs   |
| tscl(L)                  | SCL clock low time    | ı          | 4.7     |        | 1.3  | I         | μs   |
| t <sub>su(SDA)</sub>     | SDA setup time        | _          | 2       |        | 0.8  |           | μs   |
| th(SDA)                  | SDA data hold time    | _          | 250     |        | 250  |           | ns   |
| tr(SDA/SCL)              | SDA and SCL rise time | ı          |         | 1000   | 20   | 300       | ns   |
| t <sub>f</sub> (SDA/SCL) | SDA and SCL fall time | ı          | 4       | 300    | 4    | 300       | ns   |
| t                        | Start condition hold  |            | 4.0     |        | 0.6  |           | 2.5  |
| t <sub>h(STA)</sub>      | time                  | 1          | 4.0     |        | 0.0  |           | μs   |

<sup>(1).</sup> Guaranteed by design, not tested in production.

### 4.17. SPI characteristics

Table 4-28. Standard SPI characteristics(1)

| ool Parameter | Conditions | Min | Тур | Max | Unit |  |
|---------------|------------|-----|-----|-----|------|--|
|---------------|------------|-----|-----|-----|------|--|

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(2).</sup> Test condition: GPIO\_SPEED set 2MHz and external pull-up resistor value is  $1k\Omega$  when operate EEPROM with I2C.



| f <sub>SCK</sub>     | SCK clock frequency      | _   | _  | _  | 27 | MHz |
|----------------------|--------------------------|---|----|----|----|-----|
| tsck(H)              | SCK clock high time      | Master mode, f <sub>PCLKx</sub> = 108 MHz,<br>presc = 8 | 35 | 37 | 39 | ns  |
| t <sub>SCK(L)</sub>  | SCK clock low time       | Master mode, f <sub>PCLKx</sub> = 108 MHz,<br>presc = 8 | 35 | 37 | 39 | ns  |
|                      |                          | SPI master mode   |    |    |    |     |
| t <sub>V(MO)</sub>   | Data output valid time   | _   | _  | 7  | _  | ns  |
| t <sub>H(MO)</sub>   | Data output hold time    | _   |    | 4  | -  | ns  |
| tsu(MI)              | Data input setup time    | _   | 1  | _  | -  | ns  |
| t <sub>H(MI)</sub>   | Data input hold time     | _   | 0  | _  |    | ns  |
|                      |                          | SPI slave mode  |    |    |    |     |
| tsu(NSS)             | NSS enable setup time    | f <sub>PCLK</sub> = 54 MHz                              | 0  | _  | l  | ns  |
| t <sub>H(NSS)</sub>  | NSS enable hold time     | f <sub>PCLK</sub> = 54 MHz                              | 1  | _  | l  | ns  |
| t <sub>A(SO)</sub>   | Data output access time  | _   | I  | 9  | l  | ns  |
| t <sub>DIS(SO)</sub> | Data output disable time | _   | I  | 8  | l  | ns  |
| t <sub>V(SO)</sub>   | Data output valid time   | _   |    | 10 | _  | ns  |
| t <sub>H(SO)</sub>   | Data output hold time    | _   |    | 10 |    | ns  |
| tsu(si)              | Data input setup time    | _   | 0  | _  | _  | ns  |
| t <sub>H(SI)</sub>   | Data input hold time     | _   | 1  | _  | _  | ns  |

<sup>(1).</sup> Based on characterization, not tested in production.

# 4.18. I2S characteristics

Table 4-29. I2S characteristics(1)(2)

| Symbol                  | Parameter                  | Conditions                  | Min   | Тур   | Max   | Unit |
|-------------------------|----------------------------|-----------------------------|-------|-------|-------|------|
|                         |                            | Master mode (data: 16 bits, | 3.070 | 2 072 | 3.074 |      |
| fcĸ                     | Clock frequency            | Audio frequency = 96 kHz)   | 3.070 | 3.072 | 3.074 | MHz  |
|                         |                            | Slave mode                  | I     | 10    | _     |      |
| t <sub>H</sub>          | Clock high time            |                             | I     | 162   | _     | ns   |
| t∟                      | Clock low time             | _                           | -     | 163   |       | ns   |
| tv(ws)                  | WS valid time              | Master mode                 | _     | 2     | _     | ns   |
| t <sub>H(WS)</sub>      | WS hold time               | Master mode                 | _     | 2     | _     | ns   |
| tsu(ws)                 | WS setup time              | Slave mode                  | 0     | _     | _     | ns   |
| t <sub>H(WS)</sub>      | WS hold time               | Slave mode                  | 1     | _     | _     | ns   |
| DuCy <sub>(SCK)</sub>   | I2S slave input clock duty | Slave mode                  |       | 50    |       | %    |
| Ducy(SCK)               | cycle                      | Slave Illoue                |       | 30    |       | 70   |
| t <sub>SU(SD_MR)</sub>  | Data input setup time      | Master mode                 | 3     | _     | _     | ns   |
| $t_{\text{su(SD\_SR)}}$ | Data input setup time      | Slave mode                  | 0     |       | _     | ns   |
| t <sub>H(SD_MR)</sub>   | Data input hold time       | Master receiver             | 0     | _     | _     | ns   |
| t <sub>H(SD_SR)</sub>   | Data input hold time       | Slave receiver              | 1     | _     | _     | ns   |
| t (05, 07)              | Data output valid time     | Slave transmitter           |       | 12    |       | ns   |
| t <sub>v(SD_ST)</sub>   | Data output valid time     | (after enable edge)         | _     | 12    |       | 115  |



# GD32VF103 Datasheet

| Symbol                | Parameter              | Conditions          | Min | Тур | Max | Unit |        |      |   |
|-----------------------|------------------------|---------------------|-----|-----|-----|------|--------|------|---|
| 4                     | Data output hold time  | Slave transmitter   |     | 10  |     | no   |        |      |   |
| t <sub>h(SD_ST)</sub> | Data output noid time  | (after enable edge) | _   | 10  | _   | ns   |        |      |   |
| 4                     | Data autout valid time | Master transmitter  | _   | _   | _   | 10   |        | 20   |   |
| t <sub>v(SD_MT)</sub> | Data output valid time | (after enable edge) |     |     |     |      | _   10 | _ 10 | _ |
| 4                     | Data autout hald time  | Master transmitter  | _   |     |     | 7    |        | 20   |   |
| t <sub>h(SD_MT)</sub> | Data output hold time  | (after enable edge) |     | '   | _   | ns   |        |      |   |

<sup>(1).</sup> Guaranteed by design, not tested in production.

### 4.19. USART characteristics

Table 4-30. USART0 characteristics(1)

| Symbol           | Parameter           | Conditions                    | Min  | Тур | Max | Unit |
|------------------|---------------------|-------------------------------|------|-----|-----|------|
| f <sub>SCK</sub> | SCK clock frequency | $f_{PCLKx} = 108 \text{ MHz}$ |      | _   | 54  | MHz  |
| tsck(H)          | SCK clock high time | f <sub>PCLKx</sub> = 108 MHz  | 4.63 | _   | _   | ns   |
| tsck(L)          | SCK clock low time  | f <sub>PCLKx</sub> = 108 MHz  | 4.63 | _   | _   | ns   |

<sup>(1).</sup> Guaranteed by design, not tested in production.

Table 4-31. USART1-2/UART3-4 characteristics(1)

| Symbol  | Parameter           | Conditions                   | Min  | Тур | Max | Unit |
|---------|---------------------|------------------------------|------|-----|-----|------|
| fsck    | SCK clock frequency | f <sub>PCLKx</sub> = 108 MHz | _    |     | 54  | MHz  |
| tsck(H) | SCK clock high time | f <sub>PCLKx</sub> = 108 MHz | 9.26 | _   | _   | ns   |
| tsck(L) | SCK clock low time  | f <sub>PCLKx</sub> = 108 MHz | 9.26 | _   | _   | ns   |

<sup>(1).</sup> Guaranteed by design, not tested in production.

### 4.20. CAN characteristics

Refer to <u>Table 4-22. I/O port DC characteristics(1)</u> for more details on the input/output alternate function characteristics (CANTX and CANRX).

<sup>(2).</sup> Based on characterization, not tested in production.



### 4.21. USB characteristics

Table 4-32. USB start up time

| Symbol                  | Parameter          | Max | Unit |
|-------------------------|--------------------|-----|------|
| tstartup <sup>(1)</sup> | USBFS startup time | 1   | μs   |

<sup>(1).</sup> Guaranteed by design, not tested in production.

Table 4-33. USB DC electrical characteristics

| Symbo                 | ol              | Parameter                                   | Conditions                         | Min | Тур  | Max | Unit |
|-----------------------|-----------------|---|------------------------------------|-----|------|-----|------|
|                       | $V_{DD}$        | USBFS operating voltage —                   |                                    | 3   | _    | 3.6 | V    |
| Input                 | V <sub>DI</sub> | Differential input sensitivity I(USBDP, USE |                                    | 0.2 | _    | _   |      |
| levels <sup>(1)</sup> | V <sub>CM</sub> | Differential common mode range              | Includes V <sub>DI</sub> range     | 8.0 | _    | 2.5 | V    |
|                       | Vse             | Single ended receiver threshold             | _                                  | 1.3 | _    | 2.0 |      |
| Output                | Vol             | Static output level low                     | $R_L$ of 1.55 $k\Omega$ to 3.3 $V$ | _   | 0.04 | 0.3 | V    |
| Levels <sup>(2)</sup> | Vон             | Static output level high                    | $R_L$ of 21 $k\Omega$ to VSS       | 2.8 | 3.3  | 3.6 | V    |


<sup>(1).</sup> Guaranteed by design, not tested in production.

Table 4-34. USBFS electrical characteristics(1)

| Symbol           | Parameter                       | Conditions                     | Min | Тур | Max | Unit |
|------------------|---------------------------------|--------------------------------|-----|-----|-----|------|
| t <sub>R</sub>   | Rise time                       | CL = 50 pF                     | 4   |     | 20  | ns   |
| t <sub>F</sub>   | Fall time                       | CL = 50 pF                     | 4   |     | 20  | ns   |
| t <sub>RFM</sub> | Rise/ fall time matching        | t <sub>R</sub> /t <sub>F</sub> | 90  |     | 110 | %    |
| VCRS             | Output signal crossover voltage | _                              | 1.3 | _   | 2.0 | V    |

<sup>(1).</sup> Guaranteed by design, not tested in production.

Figure 4-1. USB timings: definition of data signal rise and fall time



<sup>(2).</sup> Based on characterization, not tested in production.



### 4.22. EXMC characteristics

Table 4-35. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)(4)

| Symbol                    | Parameter   | Min  | Max  | Unit |
|---------------------------|---|------|------|------|
| t <sub>w(NE)</sub>        | EXMC_NE low time                                      | 64.1 | 66.1 | ns   |
| tv(noe_ne)                | EXMC_NEx low to EXMC_NOE low                          | 26.9 | _    | ns   |
| t <sub>w(NOE)</sub>       | EXMC_NOE low time                                     | 36.2 | 38.2 | ns   |
| th(NE_NOE)                | EXMC_NOE high to EXMC_NE high hold time               | 0    | _    | ns   |
| t <sub>v(A_NE)</sub>      | EXMC_NEx low to EXMC_A valid                          | 0    | _    | ns   |
| t <sub>v(A_NOE)</sub>     | Address hold time after EXMC_NOE high                 | 0    | _    | ns   |
| t <sub>v(BL_NE)</sub>     | EXMC_NEx low to EXMC_BL valid                         | 0    | _    | ns   |
| th(BL_NOE)                | EXMC_BL hold time after EXMC_NOE high                 | 0    | _    | ns   |
| t <sub>su(DATA_NE)</sub>  | Data to EXMC_NEx high setup time                      | 37.2 | _    | ns   |
| t <sub>su(DATA_NOE)</sub> | Data to EXMC_NOEx high setup time                     | 37.2 | _    | ns   |
| th(DATA_NOE)              | Data hold time after EXMC_NOE high                    | 0    | _    | ns   |
| t <sub>h(DATA_NE)</sub>   | Data hold time after EXMC_NEx high                    | 0    | _    | ns   |
| t <sub>v(NADV_NE)</sub>   | EXMC_NEx low to EXMC_NADV low                         | 0    | _    | ns   |
| tw(NADV)                  | EXMC_NADV low time                                    | 8.3  | 10.3 | ns   |
| T <sub>h(AD_NADV)</sub>   | EXMC_AD(adress) valid hold time after  EXMC_NADV high |      | 10.3 | ns   |

<sup>(1).</sup> C<sub>L</sub>=30 pF.

Table 4-36. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3)(4)

| Symbol                    | Parameter                               | Min  | Max  | Unit |
|---------------------------|---|------|------|------|
| $t_{w(NE)}$               | EXMC_NE low time                        | 45.5 | 47.5 | ns   |
| $t_{V(NWE\_NE)}$          | EXMC_NEx low to EXMC_NWE low            | 8.3  | _    | ns   |
| t <sub>w(NWE)</sub>       | EXMC_NWE low time                       | 26.9 | 28.9 | ns   |
| t <sub>h(NE_NWE)</sub>    | EXMC_NWE high to EXMC_NE high hold time | 8.3  | _    | ns   |
| t <sub>v(A_NE)</sub>      | EXMC_NEx low to EXMC_A valid            | 0    | _    | ns   |
| tv(nadv_ne)               | EXMC_NEx low to EXMC_NADV low           | 0    | _    | ns   |
| t <sub>w(NADV)</sub>      | EXMC_NADV low time                      | 8.3  | 10.3 | ns   |
|                           | EXMC_AD(address) valid hold time after  | 0.0  |      |      |
| th(AD_NADV)               | EXMC_NADV high                          | 8.3  | _    | ns   |
| t <sub>h(A_NWE)</sub>     | Address hold time after EXMC_NWE high   | 8.3  | _    | ns   |
| t <sub>h(BL_NWE)</sub>    | EXMC_BL hold time after EXMC_NWE high   | 8.3  | _    | ns   |
| t <sub>v(BL_NE)</sub>     | EXMC_NEx low to EXMC_BL valid           | 0    | _    | ns   |
| t <sub>v(DATA_NADV)</sub> | EXMC_NADV high to DATA valid            | 8.3  | _    | ns   |
| t <sub>h(DATA_NWE)</sub>  | Data hold time after EXMC_NWE high      | 8.3  | _    | ns   |

<sup>(1).</sup> C<sub>L</sub>=30 pF.

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(3).</sup> Based on characterization, not tested in production.

<sup>(4).</sup> Based on configure: f<sub>HCLK</sub>=108 MHz, AddressSetupTime=0, AddressHoldTime=1, DataSetupTime =1.

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(3).</sup> Based on characterization, not tested in production.



(4). Based on configure:  $f_{HCLK} = 108 \text{ MHz}$ , AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

### 4.23. TIMER characteristics

Table 4-37. TIMER characteristics<sup>(1)</sup>

| Symbol                  | Parameter                   | Conditions                       | Min    | Max                        | Unit                   |
|-------------------------|-----------------------------|----------------------------------|--------|----------------------------|------------------------|
| 4                       | Timer resolution time       | _                                | 1      |                            | ttimerxclk             |
| t <sub>res</sub>        | Timer resolution time       | ftimerxclk = 108 MHz             | 9.26   | _                          | ns                     |
| fехт                    | Timer external clock        | _                                | 0      | f <sub>TIMERxCLK</sub> / 2 | MHz                    |
| IEXI                    | frequency                   | f <sub>TIMERxCLK</sub> = 108 MHz | 0      | 54                         | MHz                    |
| RES                     | Timer resolution            | _                                | _      | 16                         | bit                    |
|                         | 16-bit counter clock period | _                                | 1      | 65536                      | t <sub>TIMERxCLK</sub> |
| tCOUNTER                | when internal clock is      | ftimerxclk = 108 MHz             | 0.0003 | 607                        |                        |
|                         | selected                    | TIMERACER = 100 WII IZ           | 0.0033 | 007                        | μs                     |
| tury count              | Maximum possible count      | _                                |        | 65536x65536                | t <sub>TIMERxCLK</sub> |
| t <sub>MAX_</sub> COUNT | waxiinam possible count     | ftimerxclk = 108 MHz             | _      | 39.8                       | s                      |

<sup>(1).</sup> Guaranteed by design, not tested in production.

### 4.24. WDGT characteristics

Table 4-38. FWDGT min/max timeout period at 40 KHz (IRC40K) (1)

| Prescaler divider | PR[2:0] bits | Min timeout RLD[11:0] =<br>0x000 | Max timeout RLD[11:0]<br>= 0xFFF | Unit |
|-------------------|--------------|----------------------------------|----------------------------------|------|
| 1/4               | 000          | 0.1                              | 409.6                            |      |
| 1/8               | 001          | 0.2                              | 819.2                            |      |
| 1/16              | 010          | 0.4                              | 1638.4                           |      |
| 1/32              | 011          | 0.8                              | 3276.8                           | ms   |
| 1/64              | 100          | 1.6                              | 6553.6                           |      |
| 1/128             | 101          | 3.2                              | 13107.2                          |      |
| 1/256             | 110 or 111   | 6.4                              | 26214.4                          |      |

<sup>(1).</sup> Guaranteed by design, not tested in production.

Table 4-39. WWDGT min-max timeout value at 54MHz (f<sub>PCLK1</sub>) (1)

| Prescaler divider | PSC[1:0] | Min timeout value<br>CNT[6:0] = 0x40 | Unit | Max timeout value<br>CNT[6:0] = 0x7F | Unit |  |
|-------------------|----------|--------------------------------------|------|--------------------------------------|------|--|
| 1/1               | 00       | 75.8                                 |      | 4.85                                 |      |  |
| 1/2               | 01       | 151.7                                |      | 9.7                                  |      |  |
| 1/4               | 10       | 303.4                                | μs   | 19.4                                 | ms   |  |
| 1/8               | 11       | 606.8                                |      | 38.8                                 |      |  |

<sup>(1).</sup> Guaranteed by design, not tested in production.



# 4.25. Parameter conditions

Unless otherwise specified, all values given for  $V_{DD} = V_{DDA} = 3.3V$ ,  $T_A = 25$ °C.



# 5. Package information

# 5.1 LQFP package outline dimensions

Figure 5-1. LQFP package outline






Table 5-1. LQFP package dimensions

| Symb | b LQFP48 |      |      | LQFP64  |       |      | LQFP100 |       |      |
|------|----------|------|------|---------|-------|------|---------|-------|------|
| ol   | Min      |      | Max  | Min     |       | Max  | Min     |       | Max  |
|      |          | Тур  |      | IVIIII  | Тур   |      |         | Тур   |      |
| A    | -        | -    | 1.20 | -       | -     | 1.60 | -       | -     | 1.60 |
| A1   | 0.05     | -    | 0.15 | 0.05    | -     | 0.15 | 0.05    | -     | 0.15 |
| A2   | 0.95     | 1.00 | 1.05 | 1.35    | 1.40  | 1.45 | 1.35    | 1.40  | 1.45 |
| D    | -        | 9.00 | -    | -       | 12.00 | -    | -       | 16.00 | -    |
| D1   | -        | 7.00 | -    | -       | 10.00 | -    | -       | 14.00 | -    |
| Е    | -        | 9.00 | -    | -       | 12.00 | •    | -       | 16.00 | -    |
| E1   | ı        | 7.00 | ı    | -       | 10.00 | ı    | ı       | 14.00 | 1    |
| R1   | 0.08     | ı    | ı    | 0.08    | -     | ı    | 0.08    | -     | 1    |
| R2   | 0.08     | ı    | 0.20 | 0.08    | -     | 0.20 | 0.08    | -     | 0.20 |
| θ    | 0°       | 3.5° | 7°   | 0°      | 3.5°  | 7°   | 0°      | 3.5°  | 7°   |
| θ1   | 0°       | -    | -    | 0°      | -     | -    | 0°      | -     | -    |
| θ2   | 11°      | 12°  | 13°  | 11°     | 12°   | 13°  | 11°     | 12°   | 13°  |
| θ3   | 11°      | 12°  | 13°  | 11°     | 12°   | 13°  | 11°     | 12°   | 13°  |
| С    | 0.09     | ı    | 0.20 | 0.09    | -     | 0.20 | 0.09    | -     | 0.20 |
| L    | 0.45     | 0.60 | 0.75 | 0.45    | 0.60  | 0.75 | 0.45    | 0.60  | 0.75 |
| L1   | -        | 1.00 | -    | -       | 1.00  | -    | -       | 1.00  | -    |
| S    | 0.20     | ı    | ı    | 0.20    | -     | ı    | 0.20    | -     | 1    |
| b    | 0.17     | 0.22 | 0.27 | 0.17    | 0.20  | 0.27 | 0.17    | 0.20  | 0.27 |
| е    | -        | 0.50 | -    | -       | 0.50  | -    | -       | 0.50  | -    |
| D2   | -        | 5.50 | -    | -       | 7.50  | -    | -       | 12.00 | -    |
| E2   | -        | 5.50 | -    | -       | 7.50  | -    | -       | 12.00 | -    |
| aaa  | 0.20     |      |      | 0.20    |       | 0.20 |         |       |      |
| bbb  | 0.20     |      |      | 0.20    |       | 0.20 |         |       |      |
| ccc  |          | 0.08 |      | 0.08 0. |       | 0.08 |         |       |      |

(Original dimensions are in millimeters)



# 5.2 QFN package outline dimensions

Figure 5-2. QFN package outline




Table 5-2. QFN package dimensions

| Symbol | Dimension            | ns (mm) | Symbol | Dimension | ns (mm) |
|--------|----------------------|---------|--------|-----------|---------|
| Symbol | Symbol Symbol Symbol | min     | max    |           |         |
| Α      | 6.0 ± 0.1            |         | D1     | 3.90 Typ  |         |
| В      | 6.0 ± 0.1            |         | D2     | 3.90 Typ  |         |
| С      | 0.85                 | 0.95    | E      | 0.210 ±   | 0.025   |
| C1     | 0~0.050              |         | E1     | 0.500 Typ |         |
| C2     | 0.203 Typ            |         | F      | 0.550     | Тур     |

### Notes:

- 1. Formed lead shall be planar with respect to one another within 0.004 inches.
- 2. Both package length and width do not include mold flash and metal burr.



# 6. Ordering Information

Table 6-1. Part ordering code for GD32VF103 devices

| Oudoring code  | Floor (VD) | Dookses | Deales as time | Temperature                  |
|----------------|------------|---------|----------------|------------------------------|
| Ordering code  | Flash (KB) | Package | Package type   | operating range              |
| GD32VF103T4U6  | 16         | QFN36   | Green          | Industrial                   |
| GD32VF1031400  | 10         | QFN30   | Green          | -40°C to +85°C               |
| GD32VF103T6U6  | 32         | QFN36   | Green          | Industrial                   |
| GB32V1 1001000 |            | Q1 1400 | Orceri         | -40°C to +85°C               |
| GD32VF103T8U6  | 64         | QFN36   | Green          | Industrial                   |
| 0502111001000  |            | Q. 1100 | 0.00.1         | -40°C to +85°C               |
| GD32VF103TBU6  | 128        | QFN36   | Green          | Industrial                   |
| 0202111001200  |            | Δ. 1.00 | 0.00           | -40°C to +85°C               |
| GD32VF103C4T6  | 16         | LQFP48  | Green          | Industrial                   |
|                | -          |         |                | -40°C to +85°C               |
| GD32VF103C6T6  | 32         | LQFP48  | Green          | Industrial                   |
|                |            |         |                | -40°C to +85°C               |
| GD32VF103C8T6  | 64         | LQFP48  | Green          | Industrial                   |
|                |            |         |                | -40°C to +85°C               |
| GD32VF103CBT6  | 128        | LQFP48  | Green          | Industrial                   |
|                |            |         |                | -40°C to +85°C               |
| GD32VF103R4T6  | 16         | LQFP64  | Green          | Industrial                   |
|                |            |         |                | -40°C to +85°C               |
| GD32VF103R6T6  | 32         | LQFP64  | Green          | Industrial<br>-40°C to +85°C |
|                |            |         |                | Industrial                   |
| GD32VF103R8T6  | 64         | LQFP64  | Green          | -40°C to +85°C               |
|                |            |         |                | Industrial                   |
| GD32VF103RBT6  | 128        | LQFP64  | Green          | -40°C to +85°C               |
|                |            |         |                | Industrial                   |
| GD32VF103V8T6  | 64         | LQFP100 | Green          | -40°C to +85°C               |
|                |            | =       | _              | Industrial                   |
| GD32VF103VBT6  | 128        | LQFP100 | Green          | -40°C to +85°C               |



# 7. Revision History

Table 7-1. Revision history

| Revision No. | Description     | Date         |
|--------------|-----------------|--------------|
| 1.0          | Initial Release | Apr.25, 2019 |