ELD Lab 1 Design of Full Adder

Lab Objective

- Design and implement a 4-bit adder for unsigned inputs using Full Adder
- Write the suitable testbench and verify the functionality of the full adder.
- Lab Homework: Extend the design to 4-bit adder/subtractor circuit for signed numbers

- One of the two major HDLs used by hardware designers in Industry and Academia (Another is VHDL)
- C- based Syntax, easy to master and intensively used by Indian VLSI Industry
- 1983: Introduced by Gateway Design System
- Invented as simulation language. Synthesis was an afterthought
- 1987: Verilog synthesizer by Synopsis
- 1989: Cadence acquired Gateway Design System and became the language owner

- Around the same time (1981-1988), the US Department of Defence developed VHDL (VHSIC HDL). Because it was in the public domain it began to grow in popularity.
- Afraid of losing market share, Cadence opened Verilog to the public in 1990.
- 1995: Became IEEE Standard 1364
- 2001 and 2005: New and improved version of Verilog (made life much easier)
- Latest Verilog version is "System Verilog".
- Ongoing efforts for automating the mapping of the code written in high level language (C, System C, Python) to Verilog/VHDL

Few words of wisdom

- One of the common challenge for beginners is to think of HDL as a computer program rather than as a shorthand for describing digital hardware.
- If you do not know approximately what hardware your HDL should synthesize into, you probably won't like what you get.
- You might create far more hardware than is necessary or you might write non-synthesizable code
- THINK of your system in terms of blocks of combinational logic, registers and FSMs. SKETCH these blocks on paper and show how they are connected BEFORE you start writing code.
- Describing hardware with a language is similar, however, to writing a parallel program

- Verilog looks like C, but it describes hardware
- First understand the circuit and specifications you want then figure out how to code it in Verilog.
- A large part of ELD (before mid-sem) is knowing how to write Verilog that gets you the desired circuit.
- If you do one of these activities without the other, you will not enjoy the process of algorithms to architecture mapping.
- These two activities will merge at some point for you

Verilog (Three Concepts)

- Difference between Register and Wire (Next two lectures)
- Efficient Behavioral modelling
- Difference between blocking and non-blocking assignments

- Verilog HDL is a case-sensitive language
- All keywords are in lowercase (assign, for, always, fork, if, else, input, output...)
- Statements are terminated by a semicolon (;)
- Two data types: Net (wire) and variable (Reg, Integer, real, time, realtime)
- Primitive Logic Gates and Switch-Level Gates, are built-in (Rarely used in ELD)
- Single line comments begin with the "// "and end with a carriage return.
 // This is one line comment
- Multi Line comments begin with the "/*" and end with the "*/"
 /* This is a multiple
 lines
 comments */

Verilog: Identifiers

- Identifiers are names given to an object, such as a register or a function or a module, so that it can be referenced from other places in a description
- Identifiers must begin with an alphabetic character or the underscore character
- Identifier cannot start with a number or dollar sign
- Identifiers may contain alphabetic characters, numeric characters, underscore, and dollar sign
- Identifiers can be up to 1024 characters long
- Identifiers examples:
 wire outAdd; // wire is a keyword, outAdd is an identifier
 reg sum; // reg is a keyword, sum is an identifier

Verilog: Module


- Verilog describes a digital system as a set of modules
- Each module has an interface and contents description
- Modules communicate externally with input, output and bidirectional ports (inout)
- Verilog modules consist of a list of statements declaring relationships between a module and its environment, and between signals within a module


Verilog: Module (Examples)

Theory

HA and FA

	Carry	Sum
x y	С	S
0 0	0	0
0 1	0	1
1 0	0	1
1 1	1	0
	1	






c_{i}	x_i	y_i	c_{i+1}	s_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$$c_{i+1} = \bar{c}_i \cdot x_i \cdot y_i + c_i \cdot \bar{x}_i \cdot y_i + c_i \cdot x_i \cdot \bar{y}_i + c_i \cdot x_i \cdot y_i$$


$$c_{i+1} = x_i \cdot y_i + c_i \cdot (\bar{x}_i \cdot y_i + x_i \cdot \bar{y}_i)$$


$$c_{i+1} = x_i \cdot y_i + c_i \cdot (x_i \oplus y_i)$$





HA and FA












This approach minimizes the number of ICs needed to implement the circuit, and it reduces the wiring complexity substantially.

Verilog: 1 bit FA

endmodule

```
module full adder 1bit(
    input FA1 InA,
    input FA1 InB,
    input FA1 InC,
    output FA1 OutSum,
    output FA1 OutC
    );
    assign FA1 OutSum = FA1 InA^FA1 InB^FA1 InC;
    assign FA1 OutC = ((FA1 InA^FA1 InB)&FA1 InC) | (FA1 InA&FA1 InB);
```

4-bit FA Block diagram



Lab


Open the Vivado

Select Create Project and click on Next



Open the Vivado

- Select appropriate project folder.
- Avoid windows folder and space in address



Project Type

Specify the type of project to create.




<u>RTL Project</u>


You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

☑ Do not specify sources at this time

Select Zedboard



Vivado: Project Manager



Flow Navigator



PROJECT MANAGER



Add Sources

Language Templates

₱ IP Catalog

✓ IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

✓ SIMULATION

Run Simulation


- RTL ANALYSIS
 - > Open Elaborated Design

Design Sources

Add or Create Design Sources




Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



Design Sources


Add or Create Design Sources


Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.




Design Sources

PROJECT MANAGER - Lab1_FA






Design Sources



Design Sources

```
module full_adder_1bit(
  input FA1_InA,
  input FA1_InB,
  input FA1_InC,
  output FA1_OutSum,
  output FA1_OutC
  assign FA1_OutSum = FA1_InA^FA1_InB^FA1_InC;
  assign FA1_OutC = ((FA1_InA^FA1_InB)&FA1_InC)|(FA1_InA&FA1_InB);
endmodule
```




Add new source file top_adder.v


Add or Create Design Sources



Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



Coan and add DTI include files into project




```
module top_adder(
····input·[3:0]·lnA,
····input·[3:0]·InB,
  output [4:0] OutSum
  wire carry1, carry2, carry3;
```

```
C_1
                                                                 C_3
                                                                                    C_2
                                                                                             FA
                                                       FA
                                                                          FA
                                                                                                                FA
····full_adder_1bit·in0(.FA1_InA(InA[0])·,·.FA1_InB(InB[0])·,·.FA1_InC(1'b0)·,·.FA1_OutSum(OutSum[0])·,·.FA1_OutC(carry1));
····full_adder_1bit in1(.FA1_InA(InA[1]) , .FA1_InB(InB[1]) , .FA1_InC(carry1) , .FA1_OutSum(OutSum[1]) , .FA1_OutC(carry2));
```


····full_adder_1bit in2(.FA1_InA(InA[2]) , .FA1_InB(InB[2]) , .FA1_InC(carry2) , .FA1_OutSum(OutSum[2]) , .FA1_OutC(carry3));

····full_adder_1bit in3(.FA1_InA(InA[3]) , .FA1_InB(InB[3]) , .FA1_InC(carry3) , .FA1_OutSum(OutSum[3]) , .FA1_OutC(OutSum[4]));


endmodule



PROJECT MANAGER - Lab1_FA




Testbench



Add Sources

This guides you through the process of adding and creating sources for your project

- Add or <u>create</u> constraints
- <u>Add</u> or create design sources
- Add or create <u>s</u>imulation sources



OK

Cancel

Testbench

PROJECT MANAGER - Lab1_FA Source File Properties Sources ? _ D G X Design Sources (1) ■ top_adder (top_adder.v) (4) in0 : full_adder_1bit (full_adder_1bit.v) in1 : full_adder_1bit (full_adder_1bit.v) in2 : full_adder_1bit (full_adder_1bit.v) in3 : full_adder_1bit (full_adder_1bit.v) Constraints ∨ □ Simulation Sources (2) ✓ □ sim_1 (2) > • top_adder (top_adder.v) (4) adder_tb (adder_tb.v) > Utility Sources

Compile Order

Hierarchy

Libraries

```
module adder_tb(
Testbench
                     reg [3:0] InA ,InB;
                    wire [4:0] OutSum;
                    top_adder tb0(.InA(InA) , .InB(InB) , .OutSum(OutSum));
                    initial begin
                       InA = 4'b0000; InB = 4'b0000;
                       #5 InA = 4'b0100 ; InB = 4'b0110;
                       #5 InA = 4'b0101 ; InB = 4'b0111;
                       #5 InA = 4'b0111 ; InB = 4'b01111;
                       #5 InA = 4'b1111 ; InB = 4'b0000;
                       #5 InA = 4'b0111 ; InB = 4'b0001;
                    end
                  endmodule
```

PROJECT MANAGER - Lab1_FA

Testbench


Source File Properties

```
Sources
                                             ? _ D G X
      Design Sources (1)
    ✓ ■ top_adder (top_adder.v) (4)
           in0 : full_adder_1bit (full_adder_1bit.v)
           in1 : full_adder_1bit (full_adder_1bit.v)
           in2 : full_adder_1bit (full_adder_1bit.v)
           in3 : full_adder_1bit (full_adder_1bit.v)
      Constraints
      Simulation Sources (1)


✓ □ sim_1 (1)

            adder_tb (adder_tb.v) (1)
                  tb0: top_adder(top_adder.v)(4)
      Utility Sources
```


Testbench



SIMULATION - Behavioral Simulation - Functional - sim_1 - adder_tb




Testbench






Elaborated Design




Elaborated Design



Homework


Adders



- For adder with unsigned number inputs, add output flag which goes high when overflow occurs
- When two numbers with n digits each are added and the sum is a number occupying n + 1 digits, we say that an overflow occurred.
- Overflow is a problem in digital computers because the number of bits that hold the number is finite and a result that contains n + 1 bits cannot be accommodated by an n -bit word.
- Hint: When two unsigned numbers are added, an overflow is detected from the end carry out of the most significant position.

Self Study


Adder/Subtractor




 For adder/subtractor with signed number inputs, add three independent output flags 1) First output flag goes high when overflow occurs, 2) Second output flag goes high when sum is negative, and 3) Third output flag goes high when sum is zero


Overflow

$$\begin{array}{r}
(+7) & 0111 \\
+ (-2) & + 1110 \\
\hline
(+5) & 10101 \\
c_4 = 1 \\
c_3 = 1
\end{array}$$







Overflow




Performance


- The longest propagation delay time in an adder is the time it takes the carry to propagate through the full adders.
- Inputs A3 and B3 are available as soon as input signals are applied to the adder. However, input carry C3 does not settle to its final value until C2 is available from the previous stage. Similarly, C2 has to wait for C1 and so on down to C0.





Multiplication





ELD Lab 2 Design of 8-bit Counter

Objective

- Design 8-bit Up counter using behavioral modelling
- For counter to increment every second, design 1 Hz clock from input 100 MHz clock using clock divider
- Verify the counter on hardware using virtual input and output (VIO).
- Lab Homework: Design up/down counter with maximum count of 85

Verilog Revision


Lab

Proposed Approach

8-bit Counter


```
module Counter_8bit(
  input Clk_1Hz,
  input reset,
  output [7:0] Count
  reg [7:0] Count_reg=0;
  reg [7:0] Count_next;
  always@(posedge Clk_1Hz or posedge reset)
  begin
     if(reset)
        Count_reg <= 0;
     else
        Count_reg <= Count_next;
  end
  always@(*)
  begin
     Count_next = Count_reg + 1;
  end
  assign Count = Count_reg;
endmodule
```

Testbench



Homework

- Design up/down counter with maximum count of 85
- Write Verilog code and testbench to verify all functionalities of the counter



Counter on Hardware (Later)

Counter with Clock Division (Later)

```
module top_counter(
                                                                                      reset
  input Clk_100M,
  input reset,
                                                                   top_counter
  output [7:0] Count
                                                                                                Count
                                        CIk_100M
                                                           CIk_8M
                                                                           Clk_1Hz
                                                                                                 [7:0]
                                                                    Clock
                                                                                      8-Bit
                                                     CMT
  wire Clk 8M;
                                                                    Division
                                                                                     Counter
  clk div cmt cd
  // Clock out ports
  .Clk_8M(Clk_8M), // output Clk_8M
 // Clock in ports
  .Clk_100M(Clk_100M));
   wire Clk 1Hz;
  // This modules divide the input clock by 2^(COUNT_DIV_FACTOR+1)
  //(8x10^6)/2^(23) -> 1 Hz
  clk_div_rtl #(.COUNT_DIV_FACTOR(22)) clk_div_rtl1(.reset(reset),.clk_in(Clk_8M),.clk_out(Clk_1Hz))
  Counter_8bit Cn(.Clk_1Hz(Clk_1Hz), .reset(reset),.Count(Count));
```

VIO Wrapper (Later)

```
reset
                                                      top_counter
module Vio_wrapper(
  input Clk_100M
                               Clk_100M
                                                Clk_8M
                                                            Clk_1Hz
                                                       Clock
                                          CMT
                                                      Division
  wire reset;
  wire [7:0] Count;
  vio_count v1 (
 .clk(Clk_100M), // input wire clk
 .probe_in0(Count), // input wire [7:0] probe_in0
 .probe_out0(reset) // output wire [0 : 0] probe_out0
 top_counter tc(.Clk_100M(Clk_100M),.reset(reset),.Count(Count));
endmodule
```

Vio_wrapper

Vio_count

8-Bit


Counter

Count

[7:0]

Demo (Later)

- Add XDC file and generate bitstream
- Verify the functionality using VIO



ELD Lab 2 Design of 8-bit Counter

Academic Dishonesty


Quiz 1

Objective




- Design 8-bit Up counter using behavioral modelling
- For counter to increment every second, design 1 Hz clock from input 100 MHz clock using clock divider
- Verify the counter on hardware using virtual input and output (VIO).
- Lab Homework: Design up/down counter with maximum count of 85

Hardware 10




Proposed Approach





Focq. Divider.

8-bit Counter

```
module Counter_8bit(
  input Clk_1Hz,
  input reset,
  output [7:0] Count
  reg [7:0] Count_reg=0;
  reg [7:0] Count_next;
  always@(posedge Clk_1Hz or posedge reset)
  begin
     if(reset)
        Count_reg <= 0;
     else
        Count_reg <= Count_next;
  end
  always@(*)
  begin
     Count_next = Count_reg + 1;
  end
  assign Count = Count_reg;
endmodule
```







VIO Wrapper

```
Vio_wrapper
                                                                                    Vio_count
                                                                            reset
                                                             top_counter
module Vio_wrapper(
                                                                                        Count
   input Clk_100M
                                   Clk_100M
                                                                                         [7:0]
                                                      Clk_8M
                                                                    Clk_1Hz
                                                              Clock
                                                                              8-Bit
                                               CMT
                                                             Division
                                                                             Counter
   );
   wire reset;
   wire [7:0] Count;
  vio_count v1 (___
 .clk(Clk_100M),
                              // input wire clk
 .probe_in0(Count), \ \ \ \ \ \ \ \ input \ wire [7:0] \ probe_in0
 .probe_out0(reset) // output wire [0 : 0] probe_out0
 top_counter_tc(.Clk_100M(Clk_100M),.reset(reset),.Count(Count));
```

endmodule

How to input Clock?






Add Sources

This guides you through the process of adding and creating sources for your project

- Add or create constraints
- <u>A</u>dd or create design sources
- Add or create <u>simulation</u> sources




XDC File

```
    Zedboard

80 # Clock Source - Bank 13
82 set_property PACKAGE_PIN Y9 [get_ports {Clock}]; # "GCLK"
     Zybo
 7  ##Clock signal
 8 | set_property -dict { PACKAGE_PIN K17 | IOSTANDARD LVCMOS33 } [get_ports { Clock }];
 9 create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { Clock }];
```

Demo

- Add XDC file and generate bitstream
- Verify the functionality using VIO




ELD Lab 4 Design of Digital Clock

Objective

- Design digital clock with Second and Minute Display using behavioral modelling
- Verify the circuit using virtual input and output (VIO) and Integrated Logic Analyzer.
- Lab Homework: Modify the Digital Clock by using CMT output of 16.777 MHz

Lab

Proposed Approach (Extension of Lab 3)




Digital Clock


```
module Dig_clock(
    input Clk_1Hz,
    input reset,
    output [5:0] Sec_Count,
    output [5:0] Min_Count
);
```

```
reg [5:0] Sec Count next;
reg [5:0] Sec_Count_reg=0;
always@(posedge Clk 1Hz or posedge reset)
begin
  if(reset)
     Sec Count req \leq 0;
  else
     Sec Count reg <= Sec Count next;
end
always@(*)
begin
  if(Sec_Count_reg == 59)
     Sec Count next = 0;
  else
     Sec_Count_next = Sec_Count_reg + 1;
end
```


```
reg [5:0] Min_Count_next;
reg [5:0] Min_Count_reg=0;
always@(posedge Clk_1Hz or posedge reset)
begin
  if(reset)
     Min Count req \leq 0;
  else
     Min Count reg <= Min Count next;
end
always@(*)
begin
  if(Sec\ Count\ reg == 59)
     if(Min\ Count\ reg == 59)
        Min Count next = 0;
     else
        Min Count next = Min Count reg + 1;
  else
     Min Count next = Min Count reg;
end
assign Sec Count = Sec Count reg;
assign Min Count = Min Count reg;
```









Demo









ELD Lab 5 Design of Sequence Detector

Objective


- Design 1011 sequence detector using behavioral modelling
- Verify the circuit using virtual input and output (VIO).
- Lab Homework: Change the sequence to 1111

Finite State Machines






FSM: Sequence Detector 1101 (Moore)




FSM: Sequence Detector 1101 (Moore)



```
reg[2:0] present_state, next_state;
parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, // states
S3 = 3'b011, S4 = 3'b100;
```

FSM: Sequence Detector 1101 (Moore)



Lab

Proposed Approach


FSM

end

```
module FSM moore 1101(
  input Clk_pb,
  input Clear,
  input Inp 1,
  output reg Detect,
  output [2:0] FSM_state
  parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, S3 = 3'b011, S4 = 3'b100;
  reg [2:0] present_state = S0;
  reg [2:0] next state;
always@(posedge Clk_pb or posedge Clear)
                                                            always@(*)
                                                            begin
begin
                                                               if(present_state == S4)
   if (Clear)
                                                                 Detect = 1;
                                                               else
       present state <= S0;
                                                                 Detect = 0;
   else
                                                            end
                                                            assign FSM state = present state;
       present state <= next state;
```

```
always@(*)
begin
  case(present state)
     S0: if(Inp_1 == 1)
           next state = S1;
         else
           next state = S0;
     S1: if(Inp 1 == 1)
           next_state = S2;
         else
           next state = S0;
     S2: if(Inp_1 == 0)
           next state = S3;
         else
          next_state = S2;
     S3: if(Inp 1 == 1)
           next state = S4;
         else
           next state = S0;
      S4: if(Inp 1 == 0)
            next_state = S0;
          else
            next state = S2;
      default next_state = S0;
   endcase
 end
```


Detection of Push Button Press




Detection of Push Button Press

```
module PB_clock(
  input Clk 1Hz,
  input Inp 0,
  input Inp_1,
  output reg Clk pb
  wire Inp_pulse;
  assign Inp_pulse = Inp_0 | Inp_1;
  always@(posedge Clk_1Hz)
     Clk_pb <= Inp_pulse;
endmodule
```

FSM with Clock Division



VIO Wrapper



Demo

- Add XDC file and generate bitstream
- Verify the functionality using VIO
- Use toggle button option in VIO

```
∨ □ Design Sources (1)
    Vio_wrapper (Vio_wrapper.v) (2)
       > 🗗 🗉 v1 : vio_fsm (vio_fsm.xci)

✓ ■ f1 : Top_FSM (Top_FSM.v) (4)
           > 🗗 🖪 cm : clk cmt 8M (clk cmt 8M.xci)
              cd : clk_div_rtl (clk_div_rtl.v)
              pb : PB_clock (PB_clock.v)
              fsm: FSM moore 1101 (FSM moore 1011.v)

✓ □ Constraints (1)

∨ □ constrs 1 (1)

          Zed.xdc

∨ □ Simulation Sources (1)
    > = sim_1 (1)
> 🗀 Utility Sources
```

Possible Extensions

- Moore/Mealy FSMs for any sequence
- Asynchronous/Synchronous active high/low Clear
- Change the FSM input clock to Clk_xHz where x can be any positive integer
- Design a counter (2->4->8->2->4->8.....) using FSM
- FSM with two outputs: Detect and Error. Detect is set to 1 when sequence is correct and Error is set to 1 when sequence is wrong.

ELD Lab 6 Exploring AXI Interface

Objective

- Understand the basics of AXI Interface
- Design floating point arithmetic using logarithmic and square root IPs available in Vivado

$$y = \frac{1}{\ln(x)}$$


• Lab Homework: Design the floating point arithmetic circuit to implement following equation


$$z = \sqrt{x} + \frac{1}{\ln y} + 1.5$$

Theory


AXI

- Every AXI link contains two part: AXI master and AXI slave.
- ❖ AXI master initializes the transactions such as read and write. AXI slave is the one who responds to AXI master transactions.
- Transaction: Transfer of data from one point to another point






VALID before READY handshake




VALID before READY handshake


- The *source* generates the **VALID** signal to indicate when the address, data or control information is available.
- The *destination* generates the **READY** signal to indicate that it can accept the information.
- Transfer occurs only when both the VALID and READY signals are HIGH




VALID before READY handshake



READY before VALID handshake



VALID with READY handshake




VALID before READY handshake


- ❖ A source is NOT permitted to wait until READY is asserted before asserting VALID
- ❖ Once VALID is asserted it must remain asserted until the handshake occurs, at a rising clock edge at which VALID and READY are both asserted.
- ❖ A destination is permitted to wait for **VALID** to be asserted before asserting the corresponding **READY**.
- ❖ If READY is asserted, it is permitted to deassert READY before VALID is asserted.

AXI Stream

The AXI4-Stream protocol defines a single channel for transmission of streaming data (unlimited burst).




AXI Stream




- The AXI4-Stream channel is modeled after the Write Data channel of the AXI4.
- Unlike AXI4, AXI4-Stream interfaces can burst an unlimited amount of data.

AXI Stream

Signal Processing




Video Processing




Lab


Proposed Approach




Locate the IP in Vivado




Log Operation






Reciprocal operation



Top Module

N	ine a module a each port spec ISB and LSB va orts with blank	cified: alues will	be	ignore	d unless		column is checked.	
Mo	dule Definition	ı						
	Module name	: Top_a	Top_arith					
	I/O Port Defini	tions						
	+ - + - +							
	Port Name	Direction		Bus	MSB	LSB		
	Clk_100M	input	~		0	0		
	S_data	input	~	✓	31	0		
	S_valid	input	~		0	0		
	S_ready	output	~		0	0		
	M_data	output	~	✓	31	0		
	M_valid	output	~		0	0		
	M_ready	input	~		0	0		

```
module Top_arith(
    input Clk_100M,
    input [31:0] S data,
    input S valid,
    output S ready,
    output [31:0] M data,
    output M valid,
   input M ready
    );
wire int valid, int ready;
wire [31:0] int data;
FP log 11 (
 .aclk(Clk 100M),
                                                   // input wire aclk
 .s axis a tvalid(S valid),
                                      // input wire s axis a tvalid
                                // output wire s axis a tready
 .s axis a tready(S ready),
 .s_axis_a_tdata(S_data),
                                     // input wire [31 : 0] s axis a tdata
 .m_axis_result_tvalid(int_valid), // output wire m axis result tvalid
  .m axis result tready(int ready), // input wire m axis result tready
  .m_axis_result_tdata(int_data)
                                   // output wire [31 : 0] m axis result tdata
);
FP recp rl (
 .aclk(Clk 100M),
                                                   // input wire aclk
 .s_axis_a_tvalid(int_valid),
                                         // input wire s axis a tvalid
 .s_axis_a_tready(int_ready),
                                         // output wire s axis a tready
 .s axis a tdata(int data),
                                         // input wire [31 : 0] s axis a tdata
 .m axis result tvalid(M valid), // output wire m axis result tvalid
 .m_axis_result_tready(M_ready), // input wire m axis result tready
  .m axis result tdata(M data) // output wire [31 : 0] m axis result tdata
);
endmodule
```





Testbench

This guides you through the process of adding and creating sources for your project

Add or create constraints


Add Sources

- Add or create design sources
- Add or create simulation sources

Floating point converter: https://www.h-schmidt.net/FloatConverter/leef754.html

```
module arith_test(
   );
   reg Clk_100M, S_valid, M_ready;
   reg [31:0] S data;
   wire M valid, S ready;
   wire [31:0] M_data;
   Top_arith t1 (.Clk_100M(Clk_100M),.S_data(S_data),.S_valid(S_valid),.S_ready(S_ready),.M_data(M_data),.M_valid(M_valid),.M_ready(M_ready));
   initial begin
       Clk_100M = 0;
       S_valid = 0;
       S data = 0;
       M ready = 1;
    always
       #5 Clk 100M = ~Clk 100M;
   initial begin
       S_data = 32'b010000001010000000000000000000;
       S valid = 1;
       while (S ready == 0)
            S valid = 1;
        #5 S_valid = 0;
       @(posedge M_valid);
        #10 $stop;
    end
```

Simulations



Simulations

```
initial begin
   S data = 32'b010000001010000000000000000000;
   S valid = 1;
   M_ready = 1;
   while (S_ready == 0)
       S_valid = 1;
   #5 S_valid = 0;
   @(posedge M_valid);
   #5 M_ready = 0;
    #50 S_data = 32'b0100000111001000000000000000000;
   S valid = 1;
   M ready = 1;
   while (S_ready == 0)
       S valid = 1;
   #5 S valid = 0;
   @(posedge M_valid);
   #10 $stop;
```

