


ECE 270 : Embedded Logic Design \Rightarrow Co + DC



Resource for Quiz: hobbits.0x3.net/wiky/Main_Page
Lab videos : youtube

Programming: 1st half \rightarrow Verilog
2nd half \rightarrow Embedded C

Theory: FPGA and SoC

Virado 2019.1 (including SDK)
arch user repository

* GRADES:	mid sem	30 %.
	end sem	30 %.
	Surprise quiz	28 %.
	lab hw	15 %.


LECTURE: 1

* Which is faster : Analog vs digital ?

\Rightarrow Depends on the use case

* No product is purely digital/analog ?

\Rightarrow Analog is present in nature however digital can be processed easily and has more use cases.



HDL \rightarrow Hardware Description language
 \hookrightarrow eg \Rightarrow Verilog


LECTURE : 2

* **combinational circuit**: The output depends upon the present input (same clock cycle)


* **sequential circuit**: Output depends upon the current input and the current state of the circuit
what we get → output + next state
because we go from one state to another

⇒ Note: combinational circuits use clock as its input as well.

* **D flip flop**: Input is stored at falling (edge triggered) or rising edge of the clock




* **Sequential circuit using combinational ckt**




* **FSM (finite state machine)**

⇒ Up Counter




Note: if curr state = S_n , the output is n

2 bits required to store in mem



* **Another example**



relation b/w present state & next state $\Rightarrow NS = PS + 1$



e.g. if $PS = S_0^{(00)}$ \Rightarrow output is $S_1^{(1)}$

{ Here we should use 2 not gates for the 2 bits }


i.e. $NOT(0), NOT(0) \Rightarrow (11)$

so, we are storing current state + processing inputs (using comb. ckt)

* **Example : 3**


counter : $2 \rightarrow 4 \rightarrow 6$

use either MUX or K-map to find suitable ckt



NOTE: no. of states is equal to no. of flip flops

since we represent states using 2 bits, we need 2 flip flops



Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)



- **ASIC design flow:** routed design is used to generate photomask for producing integrated circuits
 Application specific integrated chip

FPGA

The application can be configured and changed even after fabrication.

VHDL code can be converted to .bit and downloaded directly to FPGA

ASIC

fabricate the chip for one specific application we have to send our VHDL code to the fabrication organization

90% devices are ASIC as of this moment

• APPLICATION SPECIFIC IC \Rightarrow ASIC

- # High non-recurring engineering cost (NRE) {the cost required for fabrication of the FIRST product} one time cost to research, design, develop and test a new product
- # High cost for engineering change orders hence testing is critical
- # Lowest price for high volume production
- # fastest clock performance (high performance) because ASIC is intended for specific application
- # Unlimited size and low power consumption
- # Design and test tools are expensive
- # expensive IPs
- # steep learning curve

• Field Programmable Gates Array: FPGA

- # lowest cost for low to medium volume
- # non recurring engineering
- # No NRE cost and fastest time to market
- # Field reconfigurable and partial reconfigurable = upgradable
- # Slower performance than ASIC
- # Limited size and steep learning curve
- # Digital only
- # Industry often use FPGAs to prototype their chips before creating them (FPGA $\xrightarrow{\text{then}}$ ASIC)

* MICRO-CONTROLLERS

simple computer placed inside a single chip with all the necessary components like memory, timers etc., embedded inside and performs a specific task

sequential execution
commands: one by one
one task at a time

cannot carry out parallel operation

A microcontroller designed \equiv GPU for parallel operations

- # consumes less power than FPGA and suitable for edge cases

* MICRO-PROCESSORS

ICs that come with a computer or CPU inside and are equipped with processing power.

- # No peripherals like ROM, memory

CPU GPU ASIC

flexibility

efficiency

\leftarrow

\rightarrow

solution for

the near

future

= ARM + FPGA + GPU

microcontroller : time limited

FPGA

: space limited

* LAB : 1 Design of Full Adder

20/08/29



In Hardware, execution occurs parallelly whereas in software, we write programs that run sequentially

Two major HDLs: Verilog & VHDL

more popular
syntax close to C

easy to master
more prominent in Indian VLSI industry

1983 : introduced by Gateway Design System

Inverted as a SIMULATION language. SYNTHESIS was an afterthought.

1987 : Verilog

Synthesizable by Synopsys

1989 : Gateway DESIGN SYSTEM acquired by Cadence

Latest verilog version

= system Verilog

↳ much simpler than initial versions

1981 - 1983 : US Dept of defence developed VHDL (VHSIC HDL)

very high speed integrated circuit hardware description language

open source unlike Verilog (closed src)

Afraid of losing market share Cadence made Verilog open sourced (1990)

1995 : became IEEE standard 1364

Hardware : parallel processing
Software : sequential processing

In Verilog, all lines execute parallelly unlike languages like C, C++, etc.

Verilog looks like C but describes hardware

Understand the circuit and specifications then figure out the code

* VERILOG

- Verilog HDL is case sensitive
- all keywords are in lower case
- statements terminated by semi-colon ;
- Two data types : Net (wire) → default datatype
variable (Reg, Integer, real, time, realtime)
- Primitive Logic Gates and Switch-Level gates are built in

* EXAMPLES



in1	in2	out
0	0	0
0	1	0

// module_name <ports>

module AND (out, in1, in2);

 input in1, in2;

 output wire out;

 // in1 and in2 are also

 // wire datatype since

 // it is default type

 assign out = in1 & in2;

 // data flow - continuous assignment

endmodule

* 4BIT FULL-ADDER

⇒ Half Adder

x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
0	0	0	0	0
0	1	0	0	1
1	0	1	1	0
1	1	0	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
0	0	1	0	1
0	1	0	0	0
1	0	1	1	0
1	1	0	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
0	0	1	0	1
0	1	0	0	0
1	0	1	1	0
1	1	0	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
0	0	1	0	1
0	1	0	0	0
1	0	1	1	0
1	1	0	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
0	0	1	0	1
0	1	0	0	0
1	0	1	1	0
1	1	0	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
0	0	1	0	1
0	1	0	0	0
1	0	1	1	0
1	1	0	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
0	0	1	0	1
0	1	0	0	0
1	0	1	1	0
1	1	0	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
0	0	1	0	1
0	1	0	0	0
1	0	1	1	0
1	1	0	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
0	0	1	0	1
0	1	0	0	0
1	0	1	1	0
1	1	0	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
0	0	1	0	1
0	1	0	0	0
1	0	1	1	0
1	1	0	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
----------------	----------------	----------------	------------------	----------------


* LAB: ELD

27/08/24 8:30AM

- For counter to increment every second, Design 8 bit up counter ($0 \rightarrow 255$) using behavioural modelling
- Design 1Hz clock from input 100MHz clock using clock divider
- Lab HW: Design up/down counter with maximum count of 85
- Write a verilog code where output is delayed version of input by 1 clk cycle

Ans) just make a D flip flop

Note: if we want 3 cycle delay, we pass the input through 3 D flip flops




```
module delay_2(Din, CLK, out);
    input Din, CLK;
    output reg* out;


```

```
D_FF F1(Din, CLK, Q);
D_FF F2(Q, CLK, out);
endmodule
```

*Note: Q and out are reg inside each D-FF block but will be wire in this module because both are inputs from perspective of our module. Look up previous lecture for the same.



- 8 bit up counter
 - (1) block diagram
 - (2) define all signals
 - (3) write code



number of flip flops = 8

because number of states = 256

Note: in the flip flop, we just store the state of the circuit

$$NS = PS + 1$$

```
module counter(
    input CLK, reset,
    output [7:0] count
);
    reg [7:0] PS;
    reg [7:0] NS;
    // flip flop
    always @ (posedge CLK)
        begin
            if (reset)
                PS <= 8'b00000000
            // same as PS <= 8'd0
            else
                PS <= NS
        end

```



// finally, assigning the output

```
assign count = PS; // if we take count as wire
// or *: some functionality
```

```
always @ (PS) // if we take count as reg
begin
    count = PS;
end
```

endmodule

- Note: we need to define NS and PS here because they should be 8bit each but by default size = 1bit

Synchronous active high reset \Rightarrow D flip flop

- Testbench:

The test bench verilog file will be higher as compared to src file in context of hierarchy.


* LECTURE : 6 (Architecture)

27/08/24


3 - 4:30pm

- Programmable Logic Device (PLD)
 - Devices whose...
Internal Architecture is predefined by manufacturer but are created in a way so that they can be configured in the field to perform variety of functions
- Programmability at the software level
eg: Arduino / RPI Pico
But you cannot change the instruction set architecture of the CPU

* Fusible Link Technology



* PROM : programmable read-only memory (1970)



- blow the fuses as per your logic
 - one-time programmable
 - Single PROM instead of multiple chips
 - smaller
 - lighter
 - cheaper
 - less prone to errors (fewer solder joints)
 - easy to identify errors / correct errors
 - Designed for use as memories to store computer programs and constant data values
 - Also useful for implementation for simple logic function such as LUT & state machines
- Very high amount of fuses required for complex CKTs
programmable once only
need to switch fuse once blown

* EPROM : Erasable PROM (1971: by intel)

- can be erased (UV rays)
- multiple time programmable
- smaller in size than fusible linked devices
- bring the IC back, takes minutes to erase by putting in UV container and then put it back
- whole thing is erased all together
- Cannot erase sections of the device.
- expensive
- erasing process becomes complex as density of transistors increases

* EEPROM : Electrically EPROM

* PLA : Programmable Logic Arrays (1975)

- High delay
- Makes the left side of PROM programmable as well
- Did not get adopted because people were more comfortable with SOF form

* Programmable Logic Device

→ SPLD : Simple
CPLD : complex

- Complex PLDs (CPLD)

1984

→ Need for bigger (functionally), smaller (size), faster and cheaper technology

→ MegaPAL : interconnection of 4 PAL

high power consumption

Programmable Array Logic

→ 1984: Altera introduced CPLD using CMOS (high density, low power) and EPROM / EEPROM (programmability)

E²PROM

= multiple SPLDs

→ Added multiplexers to each SPLD so that only the necessary stuff is processed

= to combat higher power consumption

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

LUT

lookup table

SRAM cells

000
001
010
011
100
101
110
111

8
:

m
u
x

a
b
c

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

8
:

m
u
x

a
b
c

so that data is erased as soon as power is cut

Note: Antifuse technology is used by military because it cannot be (or very difficult) reverse engineered and is safe from radiations

will lose its data on power down unlike EEPROM / Antifuse

must be programmed on power up

Note: Antifuse technology is used by military because it cannot be (or very difficult) reverse engineered and is safe from radiations

will lose its data on power down unlike EEPROM / Antifuse

must be programmed on power up

Note: Antifuse technology is used by military because it cannot be (or very difficult) reverse engineered and is safe from radiations

will lose its data on power down unlike EEPROM / Antifuse

must be programmed on power up

• LUT as memory & LUT as ALU

↳ lookup table

→ Operations on memory: read or write

we provide the address of the


memory → 9 bytes

here

you provide the data and the

1 byte ← address

9 bytes ←



* FPGA

CLB: configuration logic block

BRAM: block RAM (used to store large amt of data)

input/output block

CMT: clock management tile

FIFO logic

BUFG: Global buffer


DSP: digital signal processing

BUFIO and BUFR: Input/output & Regional buffer

MGT: multi-gigabit transceiver

- we use one oscillator for generating one clock
- we use CMT block for clocks other than the one generated by oscillator

* Configurable Logic Block [CLB]



Our flip flop now ↗

Slices	LUT	Flip Flops	Arithmetic & carry chains
2	8	16	2

(4 LUT/slice) (8 FF/slice)
≡ 6 input LUT


total: 64 bit of data stored in LUTs
8 bits stored in each LUT (6 bits input to LUT)

≡ 512 bit of data in one CLB X see below

• CLB : SLICES

① SLICEM: Full slice } read and write only
↳ combinational circuit

- LUT can be used for logic and memory/ SRL (shift register)



② SLICEL: logic and arithmetic only } read only

- LUT can only be used for logic (not memory/ SRL)



- We store large amount of data in BRAM

→ in own FPGA (7-series), there are only 25% SLICEM and 75% SLICEL

CLB_LL CLB_LM

So, we can store either 0 or 128 bits in one CLB depending on its type ↗

4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

7 input LUT ↗

FPGA → CLB → 2x slices → 4x LUT + MUX + carry chain

↓ ↗ slice M

slice L ↗

LUT used

for logic

and memory

+ 4 flip flops or latches

+ 4 additional flip flops

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

↳ 6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

↳ 7 input LUT ↗

↳ 4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

↳ P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

</



* LAB:3 (Running on hardware)

03/09/24


⇒ Let's say our program is an 8-bit upcounter
the program will run on the hardware
but how will you observe the output?

- ① One way could be using LEDs (8 of them for 8 bits) to represent the output physically on the board.
- ② Also, we need an additional circuit to convert 100MHz → 1Hz from oscillator ↴
- ③ Also, how will you implement reset signal?
How about a physical button connected to the board.

Let's take example of 3 bit up counter



here, duty cycle is 50%



We need to find χ such that $\chi > 4 \text{MHz}$ and number of bits of freq. divider

$$\text{here } \frac{\chi}{2^3} = 1 \Rightarrow \chi = 8388608 \text{ Hz} = 8.388 \text{ MHz}$$

(= clock division)
and hence the frequency divider / counter
is 23 bits

To get 2Hz as output from above,

We can change no. of bit of counter to 22 ✓



We need 4 codes

→ CMT

→ freq division

→ Counter

→ Top code to converge them all ↴

Notes:

- ① How to get CMT on Vivado?

IP Catalog → Clocking wizard → Clocking → output options
clocks (clk-100m) $\equiv 100\text{MHz}$
 $\equiv 8.388\text{MHz}$

Note: the "locked" signal is high when the output signal reaches the intended frequency

after generating clock-wizard,
we need to instantiate it

To instantiate clocking-wizard:

SOURCES

↓
IP SOURCES

↓
clk-wiz-0

...
...
Instantiation Template

L clk-wiz-0.v

copy verilog code

from here to top-count.v

⇒ How to run code on hardware now?

After instantiating all 3 modules in top-count ⇒

focus only on the i/p & o/p of whole block

FPGA

OSC → 100MHz

reset → 100MHz

top-count → 100MHz

8 bit counter → 100MHz

VIO → 100MHz

Virtual Input Output = VIO

= debugger

= exact replica of test bench
but now it is running on hardware

* Lecture : 8

03/09/21

To get stats about the project go to project summary tab on Vivado

⇒ vector & memory

`reg [7:0] my-reg [0:31];`

↳ memory with 32 positions of 8 bit size each


`integer matrix[4:0][0:31];`

↳ 2dimensional memory

`wire [1:0] regL [0:3];`
`wire [1:0] reg2 [3:0];`

`array2 [100][7][31:24];`

↳ 4th byte from
101th column and 8th row



`reg [31:0] Data-RAM [0:255]`

read 2nd byte from Address 11₂ (index)

`Data-RAM[11][15:8]`

2nd and 3rd byte from Address 77

`Data-RAM[77][23:8]`

printf : C :: \$display : Verilog

* Vector indexing

`reg [63:0] word;`

`reg [3:0] byte_num;`

`reg [7:0] byteN;`

`byteN = word [byte_num * 8 + : 8]`

$$\equiv 4 \times 8 + : 8$$

$\equiv 32 + : 8$ (forward direction)

$$\equiv [39:32]$$

$$\text{word}[7+16] = [22:7]$$

$$a[31-:8] = a[31:24]$$

8 bits of data

from index 31

in backwards

direction

for(i=0; i<5; i=i+1)

`$display ("%s", str[i*8:8]);`

⇒ edcba

* Verilog : Register vs Integer

- Reg is by default 1bit wide data type. If more bits are required, we use range declaration.
- Integer is a 32 bit wide datatype.
- Integer cannot change its width. It is fixed.
- Not much utility as compared to Reg/Net
- Typically used for constants or loop variables
- Vivado automatically trims unused bits of Integers.
 eg: Integer i = 255;
 → then i = 8bits

* OPERATORS

{
 ↳ Unary
 ↳ Binary
 ↳ Ternary } based on the number of operands

`a = ~b;`

`a = a && b;`

`a = b ? c : d;`

* BUS OPERATORS

[]

Bit/Port Select $A[0] = 1'b1$

{ }

Concatenation $\{A[5:2], A[7:6], 2'b01\}$

{x}{y}

Replication $\{3\{A[7:6]\}\}$

$$= 6'b101010$$

<<

shift left logical

$$\times 2^x$$

>>

shift right logical

$$\div 2^x$$

shifting bits is very cheap (= signal rerouting)

used to perform multiplication and division

powers of 2.

eg: 6 ($\equiv 4'b0110$) $\xleftarrow{\ll} 4'b1100$ ($\equiv 8+4=12$)

$\xrightarrow{\gg} 4'b0011$ ($\equiv 2+1=3$)

works perfectly only for unsigned numbers

when working with signed numbers,
 towards LSB during right shift, you need to retain the signed bit

OR just use shift right arithmetic
 works for signed 2's complement

no such problems when shifting towards msb (\ll)

assign { b[7:0], b[15:8] } = { a[15:8], a[7:0] }

↳ byte swap

eg: $a = 8'hAB = 16'h00AB$

$b = 16'hAB00$

* OPERATORS

{
 ↳ Unary
 ↳ Binary
 ↳ Ternary } based on the number of operands

`a = ~b;`

`a = a && b;`

`a = b ? c : d;`

[]

Bit/Port Select $A[0] = 1'b1$

{ }

Concatenation $\{A[5:2], A[7:6], 2'b01\}$

{x}{y}

Replication $\{3\{A[7:6]\}\}$

$$= 6'b101010$$

<<

shift left logical

$$\times 2^x$$

>>

shift right logical

$$\div 2^x$$

shifting bits is very cheap (= signal rerouting)

used to perform multiplication and division

powers of 2.

eg: 6 ($\equiv 4'b0110$) $\xleftarrow{\ll} 4'b1100$ ($\equiv 8+4=12$)

$\xrightarrow{\gg} 4'b0011$ ($\equiv 2+1=3$)

works perfectly only for unsigned numbers

when working with signed numbers,
 towards LSB during right shift, you need to retain the signed bit

OR just use shift right arithmetic
 works for signed 2's complement

no such problems when shifting towards msb (\ll)

- Note:

left orith.
<<<)

- For multiplication, FPGAs have DSP48 dedicated to fast math.

However, if there are no free DSPs, used which is large and slow.

- For multiplication of two N bit numbers, result is max 2^N bits number
 - make sure to define your variables and their size explicitly.

Bitwise operators:
 operates on &
 each bit individually

\sim	unverse	Output
$\&$	And	can be
$ $	Or	multi-bit
\wedge	not	
$\sim\sim$	XNOR	

 - if the two operands are of different lengths, the shorter one is padded with its MSB with signed bit
 ↴ so number of gates required: $\max\{\text{len}(A), \text{len}(B)\}$
 - by default everything is unsigned
 - this is how we can tell the tool that we want signed operation:
 $\text{assign out} = (\$signed(a)) < (\$signed(b))$
 or we can store the value in signed way using $\$signed$ and do operation normally,
 logical operators:

$!$	NOT	Output is
$\&\&$	AND	one bit only
$ $	OR	$0, 1 \leftarrow$
$==$	EQUAL	OR TRUE/FALSE
$!=$	NOT EQUAL	
$<, >, \leq, \geq$	COMPARISON	

a	b	$a \& b$	$a \oplus b$	$a \& \& b$	$a \oplus \oplus b$
0	1	0	1	0/F	1/T
000	000	000	000	0/F	0/F
000	001	000	001	0/F	1/T
011	001	001	011	1/T	1/T

operator is 1 \Rightarrow then logical operator output = 1
else: 0 (FALSE) (TRUE)

\Rightarrow Reduction Operators: output is also one bit

& AND	
$\sim \&$ NAND	
OR	notation: <operator><operand>
$\sim $ NOR	eg: $\sim \& A$
\wedge XOR	$= \sum_{i=0}^n \sim \& A[i]$
$\sim \wedge$ XNOR	

\Rightarrow Conditional Operators: condition ? true_val : false_val

2:1 mux \rightarrow sel ? a : b

* PRACTICE:

```
module max (
    input a, b, c,
    output out
)
assign out = (a > b) ?
    ((a > c) ? a : c)
    : ((b > c) ? b : c)
```

Hw: design 4:1 mux using conditional operators
design 1 bit equality comparator using ↑

- 2 basic blocks: always \rightarrow and initial \rightarrow
in behavioural

- All of them start at simulation time $O(\#o)$
- INITIAL BLOCK
 - starts at $\#o$ and executes only once.

used for managing, setting global constants

#70 \$finish after 100 units
Wait to end
more units
 $b = \#50$ c & d
calculated at $t=0$
but assigned at $t=50$

In the hardware, delay is created in context of clock cycles instead of seconds.

- note: "=" makes code run sequentially
- ALWAYS BLOCK

- statements inside always block are executed either sequentially (=) or parallelly (\in)
blocking assignment ↗ non-blocking assignment ↗

always	always @ (*)	always @ (posedge ...)
...	--.
not	Synthesizable	Synthesizable
sensitive to		Synthesizable

- * Combinational Circuits using always
 - Common ERRORS
 - no variables are updated in parallel because of parallel execution, one variable be off of 2 block

⇒ ERROR: Multi driver error
Some variable driving two blocks
Synthesis error

eg: always @ (posedge clk)

begin

if (rst-n)

$Q \leftarrow D$;

end

always @ (negedge rst-n)

begin

if (!rst-n)

$Q \leftarrow 1'b0$;

end

- Q is being updated by two blocks simultaneously

Parameters

```
module something(
    parameter foo = 1'b0
)
```


* Digital clock (minute : seconds)
(behavioural modelling)

$0 \rightarrow 59 \downarrow \downarrow 0 \rightarrow 59$

6 bit up counter

always @ (posedge clk)

HW: modify the digital clk so that the output of CMT block is 16.777 MHz
clock management time ↴
24 bit size of the counter



sec_reg: output of sequential ckt (flip flop)

sec_next: output of combinational ckt

hence we cannot

initialise it

eg: we do not initialize output of AND ckt

if we initialise it, the tool might ignore the 2nd always block (the one whose o/p is sec-next)

ff: takes the next value and assigns to the current value

note: we are making the minutes logic and seconds logic in separate always blocks due to parallel processing

• Behavioral modelling for comb. ckt

- (1) multi-driver error
- (2) Incomplete sensitivity list
- (3) Incomplete branch and incomplete o/p assignments

SOLUTIONS (\equiv Guidelines)

① → have separate always block for each identifier

→ do not update multiple identifiers in one ALWAYS block

② designing AND gate wrong. comb. ckt's
always @ (in1, in2) begin
out = in1 & in2; end

Note: we are just explaining our logic through code to the tool. Some tools might give warning but some might not. Hence resulting in incorrect logic.

* Note: leaving out an input trigger might result in a sequential circuit

③ always @ * → intention: combinational circuit
if (a>b)
gt = 1'b1
else if (a=b)
eq = 1'b1

* Problem 1: 2 outputs of one always block
* Problem 2: for each condition, only one variable of the two variables are getting updated and hence the other variable is stored in memory which we don't want because sequential

* Problem 3:
Code not considering what to do in the else case

→ assign values to all variables in each condition

→ deal with all cases in an if else block using else and in a switch block using default

another example: → OR we can initial vars to a value in the start of an always block

case (s)
2'b00 : y = 1'b1; } not considering
2'b10 : y = 1'b0; } case where
2'b11 : y = 1'b1; } s = 2'b01
endcase

Solution:
either define all cases or use default keyword
default: y = 1'b0;

CASE IF - ELSE
All cases are checked simultaneously Priority based

* CASE ↳ full case: all possible outcomes are accounted
↳ parallel case: all stated alternatives are mutually exclusive

eg: case (sel)
2'b11 : out <= a;
2'b10 : out <= b;
2'b01 : out <= c;
default : out <= d;
endcase

full case ✓
parallel case ✓

eg2: case (sel)
2'b1? : out <= a;
2'b?1 : out <= b;
default : out <= c;
because of ambiguity when sel note: for sel = 2'b11 \Rightarrow out = a is 2'b11 because of higher priority

summary ↳ full case ✓
parallel case ✗

• If an always block executes and a variable is not assigned

→ variable has to be stored

↳ not combinational ckt by more

↳ unnecessarily complex

↳ might not be synthesizable

• USE BLOCKING ASSIGNMENT FOR COMBINATIONAL CIRCUITS

* BLOCKING / NON-BLOCKING

→ Note: non blocking works only behavioural modelling i.e. always / initial block

① BLOCKING

statements are executed in the order they are specified in a sequential block

does not blocks execution in a parallel block

⇒ RULE

(1) Always @(*) : use blocking

(2) Always @ (posedge clk) : use non-blocking

eg1) always @ (posedge clk) begin

reg1 <= #1 in1;
reg2 <= @ (negedge clk) in2 ^ in3;
reg3 <= reg2;

end

Note: the values in1, in2 and in3 are stored at posedge clk

hence reg3 will have the previous value of reg2 and not in1

also, it does not matter if in1 & in2 changed when clk hit neg edge, it will still take the value at initial pos edge to calculate reg2

note: this code isn't synthesizable

eg2) always @ (posedge clk) full case ✓
a = b; parallel case ✗

always @ (posedge clk) a = b;

note: both always block execute at the same exact time since they are parallel blocks theoretically.

but on the hardware, it could happen that block (1) executes before (2) or vice versa

Conditions: (1) both execute at same time

a = b
b = a

(2) (1) then (2)

a = b
b = a

(3) (2) then (1)

b = a
a = b

summary ↳ full case ✓
parallel case ✗

eg3) always @ (posedge clk) begin

q1 = in1;
q2 = q1;

out = q2;

end

↳ 1clk cycle delay ✗

for sequential ckt's use non-blocking assignment only

but for comb ckt's use blocking assignment only

when doing both sequential & comb. we do non blocking


• FPGA Architecture

2 LUT outputs: O_5, O_6

overall outputs: $-, -MUX, -Q$
 eg: D, D_{MUX}, D_Q

through multiplexer
 passed through flip flop
 (synchronous)
 and delayed by 1 clock cycle

if we combine 2 6bit LUTs: we get a
 64 locations \leftarrow 7bit LUT
 of 1bit size each \hookrightarrow 128 locations




Combining two 2bit LUTs to get a 3bit LUTs

$$\text{eg: } I = 100 \Rightarrow \text{out} = E \\ I = 001 \Rightarrow \text{out} = F$$


Similarly, our S-series FPGA, can combine all 4 6bit LUTs to get max one 8bit LUT

* 3input LUT




3input comb. ckt means 8 rows & 1 output cal in truth table

so, only 2 comb ckt can be implemented in one 3input LUT



this is 2input LUTs x 2 how many comb ckt of 2 inputs can be implemented?
 because 2input = 4 locations and so, either of the output can be used at once

• LUT 3 architecture



how many comb ckt for 3bit input? ONE

how many comb ckt for 2bit input? TWO?

set sel line to 0/1 const

limitation

$$2 \times 2\text{bit inputs: } f_1(A, B) = y_1 \\ f_2(C, D) = y_2$$

but we only have 3 inputs available at a time

but do note that no. of outputs match i.e. we have problem with input only

but, we can implement this:

$$f_1(A, B) \\ f_2(B, C)$$

3inputs ✓
 2outputs ✓
 8locations?

each LUT can

$f_1(A, B) \text{ OR } f_2(B, C)$ store 4 locations
 $f_1(A, C) \text{ AND } f_2(D, E)$ but you need 8 locations in each LUT for implementing two comb ckt over LUT 3 with 2bit input

$$f_1(A, B) \text{ AND } f_2(D, E)$$

works

since we now have 2inputs only, we need 4 locations only with each LUT which works here.

Conclusion: we can implement 2 comb ckt with 2bit input in LUT 3 only if both the inputs are same

note: upper limit of no. of comb ckt is equal to the no. of outputs

max. no. of comb ckt that works with no constraint: 2

$$f_1(A) ; f_2(B)$$

total locations required: $2^1 + 2^1 = 4$

inputs: $2 < 3$

outputs: 2

because we have only 3 inputs (rest 1 is sel)

Conclusion-2:

1 comb ckt with 3 inputs ✓

2 comb ckt with 2 inputs (with common inputs) ✓

2 comb ckt with 1 input ✓

* Now what about LUT 6?

inputs	comb. ckt.	constraint
$f_1(A, B, C, D, E)$	6	1
$f_2(A, B, C, D, E)$	5	2
$f_3(A, B, C, D, E)$	38 (or less)	2

eg: $f_1(A, B, C)$

eg: $f_1(A, B, C) \quad \{$ works

$f_2(D, E)$

$f_2(B, C, D) \quad \}$ works

note: f_1, f_2, f_3 wont work because we only have 2 outputs

but they give 3 outputs

but inputs: 1 for sel

3 upper LUT

2 lower LUT

$$f_1(A, B, C) \quad \{$$

$$f_2(D, E) \quad \}$$

$$f_3(F) \quad \}$$

$$X \quad \because \text{we have only 5 inputs (rest 1 is sel)}$$

Conclusion-2:


1 comb ckt with 3 inputs ✓

2 comb ckt with 2 inputs (with common inputs) ✓


2 comb ckt with 1 input ✓

* Finite State machine

① MOORE machine



② MEALY machine



* LAB: 5 \Rightarrow design of sequence detector 17/09/24

FSM

midsem code: write a fsm code for something..


FSM: sequential circuit

" "

FFs + 2 comb. ckt

↓
output + next state

1011 sequence detector




types: overlapping / non-overlapping

⇒ FSM: finite state machine
every state has a meaning


MOORE

S_0 : " "
 S_1 : " 1"
 S_2 : " 11"
 S_3 : " 110"
 S_4 : " 1101"



non-overlapping 1111 seq. detector

overlapping case



every state should be unique

5 steps

Vерilog code for FSM (moore)
(1101)

① module definition

2 comb. ckt + 1 sequential ckt

② define variables for present and next state
size \geq number of states

`reg[2:0] present-state,
next-state;`

`parameter S0 = 3'b000
S1 = 3'b001
S2 = 3'b010
S3 = 3'b011
S4 = 3'b100`

we can use this as a clk for push button

for push button

③ State Register always block

always @ (*)
begin

if (clr == 1)

present-state <= S0;

else

present-state <= next-state;

end

Note: non-blocking assignment for sequential ckt and blocking assignment for comb. ckt

④ next state comb. ckt

always @ (*)

begin

case(present-state)

S0: if (din == 1)

next-state = S1;

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮


⋮

<

* lecture: 12

17/09/24

⇒ SLICE ARCHITECTURE



• LUT


- ↳ combinational ckt
- ↳ memory
- ↳ shift register

① LUT as memory

- only in SLICEM
- synchronous write operation, WEN must be high
- asynchronous / synchronous read operation
 - ↳ when passed through a FF


* Single Port

common address port for synchronous write and asynchronous read i.e. read and write addresses share the same address bus.




* Dual Port


one port for async write + sync read
one port for async read




* Simple dual port



* 64x1: Dual Port



* 64x2: quad port



\Rightarrow LUT as Shift
(serial)

```
    input clk,  
    output QD;  
)  
  
wire QA, QB, QC, Q  
  
always @ (posedge
```

else
 $Q_A \leftarrow in;$

always @ (posedge clk or posedge clear)
if (clear)
 $Q_B \leftarrow 0;$
else
 $Q_B \leftarrow Q_A;$

always @ (posedge clk or posedge clear)
if (clear)
 $Q_C \leftarrow 0;$
else
 $Q_C \leftarrow Q_B;$

always @ (posedge clk or posedge clear)
if (clear)
 $Q_D \leftarrow 0;$
else
 $Q_D \leftarrow Q_C;$

endmodule

D-FF(in, Q_A); }
D-FF(Q_A, Q_B); } same as
D-FF(Q_B, Q_C); } above
D-FF(Q_C, Q_D); } if D-FF defined
already

uses of shift registers

) multiplying/dividing by power of 2

* OR / by 2^x

) Delaying output by some clock cycles

eg)
Inputs 64 → OP A (8 cycles) → OP B (12 cycles) → OP C (3 cycles) → OP D (nop) (17 cycles) → MUX → 64

64 × 17 flip flops required

1 slice has 8 FFs
So, 8×17 slices required to delay 64 bit signal by 17 cycles

OP A, B, C are some operations that take some clk cycles to process input but to hold the functionality of the given circuit, i.e. both pathways reach max at same time, we need 17 clk cycle delay.

To reduce number of FFs needed we use MC31 on the FPGA

T as shift Register

MC31 is delayed version of input by 32 cycles

How much cycles Q output is delayed by 32 clk cycles

However, SHIFTOUT is always delayed by 32 clk cycles

Note: in the FPGA, MC31 of an LUT is connected to data-in (Dil) of the LUT below it ($n-1^{th}$ LUT only)

Sync write operation

fixed read access to Q31 ($\equiv MC31$) (LSB unused)

dynamic read access through 5bit address bus

Q cannot have set/reset functionality

useful for smaller shift registers

any of the 32 bits can be read out

asynchronously by controlling the address without reset/clear

If we write a verilog code in the tool

F7
mux

because each slice has 4 LUTs
and each LUT can implement
32 bit shift register

The diagram illustrates a pipeline architecture with four stages:

- OP A**: 8 cycles. Input width is 64 bits.
- OP B**: 12 cycles.
- OP C**: 3 cycles.
- OP D (nop)**: 17 cycles. Output width is $M + U + X$ bits.

The total input width is 64 bits, and the total output width is $M + U + X$ bits.

flip flops required
1 slice has 8 FFs
so, $8 \times 17 = 136$
slices required
to delay 64 bit signal
by 17 cycles

max 32 bit delay by one LUT
but we need 17 bit delay so
we use address bus

136 → 16 slices needed
(FF) (LUT)

68 → 16 : CLBs needed

In one CLB we have one Slices /

We just need to remove reset/
clear functionality
and we need to tell vivado/tool
to prefer LUT

↓
Shift-min-size : 3
max-dsp : -1
auto ↴

```
'USM BUTTON      0 → 1 → 2 → 3 ...  
module counter (  
    input pb,  
    output [2:0] out  
)
```

end
endmodule

but we get ① → ⑤ → ⑦

due to push button debounce

Settle

* Lab 6 \Rightarrow AXI Interface 24/09/24

- basics of AXI Interface
- design of floating point arithmetic


$$y = \frac{1}{\ln(x)}$$

- HW: ACCELERATOR: $Z = \sqrt{x} + \frac{1}{\ln(x)} + 1.5$
- compare which is faster: processor vs FPGA

(C/C++)
(verilog)


 for communication
 between the two \Rightarrow AXI interface

* Advanced Extensible Interface (AXI)



Problem:

- B does not know when transmission should end and parse the data or how much data A should send
 - No feedback mechanism from B \rightarrow A if data received correctly or not
 - A might not have all data ready at each clock rising edge. A should have control to pause transmission.
- > Note: SPI solves all these problems



data is valid but B not ready

when transfer occurs?
when valid is high,
ready is high and
clock has rising edge

PROBLEM Now:

- Starting and ending point unknown to B

\Rightarrow we add a "LAST" signal which goes high when the last byte is being sent whenever the last byte of data is being sent, last bit goes high alongside valid since independent of ready (B) signal



* Types of HANDSHAKES

- Valid before Ready
- Ready before Valid
- Valid with Ready

* PROBLEM:

- Valid should not wait until Ready becomes one {stuck in deadlock}

- Once valid is set to high, it cannot be reset until handshake happens


- DEST can set Ready independent of VALID it is allowed to go back to low after being set to high even before VALID is set to high

> Note: Clock is needed in order to know when transmission is occurring (indicated by the positive edge of the clock)

In today's lab \Rightarrow uni-sided data transfer from A to B

- AXI STREAM

$$y = \frac{1}{\ln(x)}$$



Data

VALID : by log IP

READY : by inverse IP

Last

① LOG IP

② INVERSE IP

③ connect ① & ②

④ connect with testbench

SRC connected with log IP

DEST connected with inverse IP

* Verilog:

latency = 23 \Rightarrow means it takes 23 clock cycles to carry out log function

latency for reciprocal : 30 cycles

total cycle delayed to find output:

53 cycles

our clk cycle = 10ns per

\therefore total delay : 530ns

slave interface: data input
Valid input
ready output

master interface: data output
Valid output
ready input

latency for reciprocal : 30 cycles

total cycle delayed to find output:

53 cycles

our clk cycle = 10ns per

\therefore total delay : 530ns

• BRAM

in the FPGA, we can store data using:

(1) LUT 64 bits

(2) FF

(3) BRAM 36 kb

for BRAM, we can use BRAM IP directly from vivado's IP catalog

OR we can code our logic for memory with specific conditions for synthesis with BRAM

ultraRAM 288 kb

in one LUT we can store 64 bits of memory

in one slice \Rightarrow 256 bits

in one CLB \Rightarrow 256 bits

in one BRAM \Rightarrow $36 \times 1024 \times 8$ bits

also, in some boards, we have ultra RAM

(can store max 288 kb mem) but ours doesn't have it.

- We had async read & sync write in LUT
- For BRAM, we have fully synchronous operations
- Configurations
 - True dual port
 - Simple dual port
 - Single port


• Each BRAM can be segmented as:

(1) 36kb BRAM : we can access data at any place by providing address

(2) 36kb FIFO : sequentially access only

(3) 18kb BRAM x 2

(4) 18kb FIFO + 18kb BRAM



We can read the same data multiple times anytime

once the data is read, it is pushed out of the memory

needs internal counter to get from where to read / write data

Requires a separate controller alongside memory



* Integrate cascade logic to build larger memories eg.: to get 72kb BRAM

• BRAM Configuration

two ports: A and B

each port can do read / write operation

multi-bit read/write addresses = configurable memory



both ports are symmetrical and totally independent, sharing only the shared data.

Each port can be configured in one of the available widths, independent of the other port

Read port width can be different from the write port width.

BRAM has a global enable signal \Rightarrow read/write operations are carried out only when EN = high \Rightarrow else NOP

power \downarrow efficient \checkmark

CLR _____

WEN _____

EN _____

disabled read only write and read only

• Configurations (WRITE MODES)

During write operation, output can have either newly written data / previous output or have no change

data written is passed as opt to DQ

data is available at output first

• WRITE-FIRST perform the write operation and

• READ-FIRST perform write operation but old/prev

• NO-CHANGE DQ (output) holds its previous values

(power saver)

power \downarrow

efficient \checkmark

</


* Lecture : 15

26/09/29

⇒ BRAM


- fully synchronous operations
- memory access (read/write) is controlled by the clk
- to support read-first and no-change modes, we have a latch and register at the end.

• PIPELINING




increase in hw cost? ↴ No
increases efficiency / throughput of existing resources ✓
Clock rate

- output latches will be loaded only when write mode = read-first and write-first not when mode = no-change
- first data gets loaded into output latch then write operation in READ-FIRST



- first write operation to memory and then reads updated data to output latch in WRITE-FIRST



- When WE is inactive and EN is active, read operation happens and the data referenced by the address bus appear on the data-out bus regardless of write mode

• TYPES OF BRAM

① Dual Port block BRAM

Eg: memory with 1K locations and each 8bits

⇒ we need 10 bits for address bus and 8 bits for data bus

now, for 2K → 4 bits

addr bus = 11 bits

data bus = 4 bits

now, for 4K → 2 bits



addr bus = 12 bits

data bus = 2 bits

now, for 8K → 1 bit

addr bus = 13 bits

data bus = 1 bit



for 36KB of memory, we can have these configs :

$$1K \rightarrow 32 + 4$$

$$2K \rightarrow 16 + 2$$

$$4K \rightarrow 8 + 1$$

$$8K \rightarrow 4 + 0$$


$$16K \rightarrow 2 + 0$$

$$32K \rightarrow 1 + 0$$

maximum locations 32, address bus 2¹⁵

15 bits

$$\vdots \quad \text{parity bit}$$



allows 2 adjacent BRAMs to cascade hence ADPA is 16 bits and not 15 bits

why do we have 4 bits for WEN?

Eg: WEN = 1000 i.e. enabled for one byte

in 1K → 32+4

we can write one byte at a time using this

Eg: F X X X garbage value

for WEN = 0110

→ X A B X

Saves time ✓

This is called Byte-wide write enable

⇒ allows writing eight bit (one byte) portions of incoming data.

if last read data = ABCD new data-in = XFXFX

with mode = READ-first, output = ABCD

but in WRITE-FIRST, output = AFCD

Combination of new and previous value ↴

so the same memory location

data corruption case

both ports are symmetrical in context of this table i.e. when A is in read mode and B has

one of the 3 write modes, the output will be

similar as above but just reversed

clock type	wire mode PORT A	wire mode PORT B	wEN A	wEN B	Dout A	Dout B	resulting mem value
common RF	WF NC	RF NC	0	0	old	old	no change
common RF	WF NC	RF NC	1	0	old	old	new (A)
common WF	NC	RF NC	1	0	new	old	ambigious "X"
common NC	RF NC	RF NC	0	1	old	old	new (B)
common NC	WF NC	RF NC	0	1	X	old	no change
common NC	WF NC	RF NC	1	0	old	old	new (A)
common NC	WF NC	RF NC	1	1	X	old	new (B)

↳ Data corruption case

even reading should be avoided when the other port is writing

↳ Data corruption case

</div