

# Lab 5 - Lab

Things done in lab to make 1101 sequence detector in next slides:

- ✓ ▢ Design Sources (1)
  - ✓ ● ▢ **vio\_wrapper** (vio\_wrapper.v) (2)
    - ✓ ● cd : top\_count (top\_counter.v) (4)
      - > ▢ cd : clk\_wiz\_0 (clk\_wiz\_0.xci)
        - cd1 : clk\_div\_rtl (clk\_div\_rtl.v)
        - pb : pb\_clk (clk\_pb.v)
        - fsm : FSM\_1101 (counter\_8bit.v)
      - > ▢ cd1 : vio\_0 (vio\_0.xci)
- ✓ ▢ Constraints (1)
  - ✓ ▢ constrs\_1 (1)
    - ▢ Zed\_cons.xdc
- > ▢ Simulation Sources (1)

Code

1111\_LAB5HW - [C:/Users/anant/1111\_LAB5HW.xpr] - Vivado 2019.1

FileEditFlowToolsReportsWindowLayoutViewHelp

Q Quick Access

write\_bitstream Complete

Default Layout

Flow Navigator

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

Constraints Wizard

Edit Timing Constraints

Report Timing Summary

Report Clock Networks

Report Clock Interaction

Report Methodology

Report DRC

Report Noise

Report Utilization

Report Power

Schematic

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

Open Target

Program Device

IMPLEMENTS DESIGN - xc7z020clg484-1

Implemented Design is out-of-date. Implementation is running. Reload Close Design

SourcesNetlist

Design Sources (1)

vio\_wrapper (vio\_wrapper.v) (2)

cd : top\_count (top\_counter.v) (4)

cd : clk\_wiz\_0 (clk\_wiz\_0.xci)

cd1 : clk\_div\_rtl (clk\_div\_rtl.v)

pb : pb\_clk (clk\_pb.v)

fsm : FSM\_1101 (counter\_8bit.v)

cd1 : vio\_0 (vio\_0.xci)

Constraints (1)

constrs\_1 (1)

Zed\_cons.xdc

Simulation Sources (1)

Utility Sources

HierarchyIP SourcesLibrariesCompile Order

Tcl ConsoleMessagesLogReportsDesign RunsPowerDRCMethodologyTiming

Project Summaryvio\_wrapper.vtop\_counter.vclk\_pb.vcounter\_8bit.vZed\_cons.xdc

C:/Users/anant/1111\_LAB5HW/1111\_LAB5HW.srscs/sources\_1/new/vio\_wrapper.v

16 // Revision:

17 // Revision 0.01 - File Created

18 // Additional Comments:

19 //

20 //

21

22

23 module vio\_wrapper(

24 input clk\_100M

25 );

26 wire in1;

27 wire in0;

28 wire clear;

29 wire [2:0] fsm\_state;

30 wire detect;

31 top\_count cd ( .clk\_100M(clk\_100M), .in0(in0), .in1(in1), .clear(clear), .fsm\_state(fsm\_state),

32 .detect(detect));

33

34

35 vio\_0 cd1 (

36 .clk(clk\_100M), // input wire clk

37 .probe\_in0(fsm\_state), // input wire [2 : 0] probe\_in0

38 .probe\_in1(detect), // input wire [0 : 0] probe\_in1

39 .probe\_out0(in1), // output wire [0 : 0] probe\_out0

40 .probe\_out1(in0), // output wire [0 : 0] probe\_out1

41 .probe\_out2(clear) // output wire [0 : 0] probe\_out2

42 );

43 endmodule

44

43:9InsertVerilog

ENG IN

18:44

23-09-2024

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Noise
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device

## IMPLEMENTED DESIGN - xc7z020clg484-1

Implemented Design is out-of-date. Implementation is running. [Reload](#) [Close Design](#)

Properties

Sources x Netlist ? \_ □ □

? \_ □ □ 0

- Design Sources (1)
  - vio\_wrapper (vio\_wrapper.v) (2)
    - cd : top\_count (top\_counter.v) (4)
      - cd : clk\_wiz\_0 (clk\_wiz\_0.xci)
        - cd1 : clk\_div\_rtl (clk\_div\_rtl.v)
        - pb : pb\_clk (clk\_pb.v)
        - fsm : FSM\_1101 (counter\_8bit.v)
      - cd1 : vio\_0 (vio\_0.xci)
  - Constraints (1)
    - constrs\_1 (1)
      - Zed\_cons.xdc
  - Simulation Sources (1)
  - Utility Sources

Hierarchy IP Sources Libraries Compile Order

Tcl Console Messages Log Reports Design Runs Power DRC Methodology Timing

Project Summary x vio\_wrapper.v x top\_counter.v x clk\_pb.v x counter\_8bit.v x Zed\_cons.xdc x ? □ □

C:/Users/anant/1111\_LAB5HW/1111\_LAB5HW.srscs/sources\_1/new/top\_counter.v

? \_ □ □

```
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23
24 module top_count(
25     input clk_100M,
26     input in0,
27     input in1,
28     input clear,
29     output detect,
30     output [2:0] fsm_state
31 );
32 wire clk_8M, clk_1Hz, clk_pb;
33 clk_wiz_0 cd
34 (
35     // Clock out ports
36     .clk_8M(clk_8M),      // output clk_8M
37     // Clock in ports
38     .clk_100M(clk_100M));
39
40 clk_div_rtl cd1( .clk_8M(clk_8M), .clk_1Hz(clk_1Hz));
41 pb_clk pb(.clk_1Hz(clk_1Hz), .in0(in0), .in1(in1), .clk_pb(clk_pb));
42 FSM_1101 fsm (.in1(in1), .clear(clear), .detect(detect), .fsm_state(fsm_state)
43     , .clk_pb(clk_pb));
44 endmodule
```



1111\_LAB5HW - [C:/Users/anant/1111\_LAB5HW.xpr] - Vivado 2019.1

FileEditFlowToolsReportsWindowLayoutViewHelp

Q Quick Access

write\_bitstream Complete

Default Layout

Flow Navigator

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

Constraints Wizard

Edit Timing Constraints

Report Timing Summary

Report Clock Networks

Report Clock Interaction

Report Methodology

Report DRC

Report Noise

Report Utilization

Report Power

Schematic

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

Open Target

Program Device

IMPLEMENTED DESIGN - xc7z020clg484-1

Implemented Design is out-of-date. Implementation is running. Reload Close Design

SourcesNetlist

Design Sources (1)

vio\_wrapper (vio\_wrapper.v) (2)

cd : top\_count (top\_counter.v) (4)

cd : clk\_wiz\_0 (clk\_wiz\_0.xci)

cd1 : clk\_div\_rtl (clk\_div\_rtl.v)

pb : pb\_clk (clk\_pb.v)

fsm : FSM\_1101 (counter\_8bit.v)

cd1 : vio\_0 (vio\_0.xci)

Constraints (1)

constrs\_1 (1)

Zed\_cons.xdc

Simulation Sources (1)

Utility Sources

HierarchyIP SourcesLibrariesCompile Order

Tcl ConsoleMessagesLogReportsDesign RunsPowerDRCMethodologyTiming

Project Summaryvio\_wrapper.vtop\_counter.vclk\_pb.vcounter\_8bit.vZed\_cons.xdcclk\_div\_rtl.v

C:/Users/anant/Downloads/clk\_div\_rtl.v

```
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module clk_div_rtl(
24     input clk_8M,
25     output clk_1Hz
26 );
27
28     reg [22:0] Count_reg = 0; // Initialization of FFs during FPGA configuration
29     reg [22:0] Count_next; // output of combinational circuit...can not be initialized
30     always@(posedge clk_8M)
31     begin
32         Count_reg <= Count_next; // D-FF
33     end
34
35     always@(*) // Comb. ok to find out next state
36     Count_next = Count_reg+1;
37
38     assign clk_1Hz = Count_reg[22];
39
40 endmodule
41
42
```

23:0

Insert

Verilog

ENG IN

18:44

23-09-2024

1111\_LAB5HW - [C:/Users/anant/1111\_LAB5HW/xpr] - Vivado 2019.1

FileEditFlowToolsReportsWindowLayoutViewHelp

Q Quick Access

write\_bitstream Complete

Default Layout

Flow Navigator

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

Constraints Wizard

Edit Timing Constraints

Report Timing Summary

Report Clock Networks

Report Clock Interaction

Report Methodology

Report DRC

Report Noise

Report Utilization

Report Power

Schematic

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

Open Target

Program Device

IMPLEMENTED DESIGN - xc7z020clg484-1

Implemented Design is out-of-date. Implementation is running. Reload Close Design

SourcesNetlist

Design Sources (1)

vio\_wrapper (vio\_wrapper.v) (2)

cd : top\_count (top\_counter.v) (4)

cd : clk\_wiz\_0 (clk\_wiz\_0.xci)

cd1 : clk\_div\_rtl (clk\_div\_rtl.v)

pb : pb\_clk (clk\_pb.v)

fsm : FSM\_1101 (counter\_8bit.v)

cd1 : vio\_0 (vio\_0.xci)

Constraints (1)

constrs\_1 (1)

Zed\_cons.xdc

Simulation Sources (1)

Utility Sources

HierarchyIP SourcesLibrariesCompile Order

Tcl ConsoleMessagesLogReportsDesign RunsPowerDRCMethodologyTiming

Project Summaryvio\_wrapper.vtop\_counter.vclk\_pb.vcounter\_8bit.vZed\_cons.xdcclk\_div\_rtl.v

C:/Users/anant/1111\_LAB5HW/1111\_LAB5HW.srscs/sources\_1/new/clk\_pb.v

6// Create Date: 17.09.2024 10:26:06

7// Design Name:

8// Module Name: clk\_pb

9// Project Name:

10// Target Devices:

11// Tool Versions:

12// Description:

13//

14// Dependencies:

15//

16// Revision:

17// Revision 0.01 - File Created

18// Additional Comments:

19//

20////////////////////////////////////

21

22

23module pb\_clk{

24input clk\_1hz,

25input in0,

26input in1,

27output reg clk\_pb

28};

29wire in\_pulse;

30assign in\_pulse = in0 | in1;

31always @(posedge clk\_1hz)

32clk\_pb <= in\_pulse;


33endmodule


34

52

23-09-2024 18:45

ENG IN







# Simulation

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device
  - Add Configuration Memory

## HARDWARE MANAGER - 192.168.226.142/xilinx\_tcf/Digilent/210248A39C93

Hardware	
Name	Status
arm_dap_0 (0)	N/A
xc7z020_1 (2)	Programmed
XADC (System Monit	
hw_vio_1 (cd1)	OK

Debug Probe Properties	
in0	
Source: NETLIST	
Type: VIO_OUTPUT	
Width: 1	
General	Properties

hw_vio_1					
Name	Value	Activity	Direction	VIO	
detect	[B] 0		Input	hw_vio_1	
fsm_state[2:0]	[H] 1	↑	Input	hw_vio_1	
clear	[B] 0		Output	hw_vio_1	
in0	[B] 0		Output	hw_vio_1	
in1	[B] 1		Output	hw_vio_1	

Tcl Console			
Messages	Serial I/O Links	Serial I/O Scans	
<pre>set_property OUTPUT_VALUE 0 [get_hw_probes in0] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes {in0}] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 0 [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes {in1}] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 1 [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes {in1}] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]</pre>			
Type a Tcl command here			

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device
  - Add Configuration Memory

## HARDWARE MANAGER - 192.168.226.142/xilinx\_tcf/Digilent/210248A39C93

Hardware	
Name	Status
arm_dap_0 (0)	N/A
xc7z020_1 (2)	Programmed
XADC (System Monit	
hw_vio_1 (cd1)	OK

Debug Probe Properties	
clear	
Source: NETLIST	
Type: VIO_OUTPUT	
Width: 1	
General	Properties

hw_vio_1					
Name	Value	Activity	Direction	VIO	
detect	[B] 0		Input	hw_vio_1	
fsm_state[2:0]	[H] 0		Input	hw_vio_1	
clear	[B] 1		Output	hw_vio_1	
in0	[B] 0		Output	hw_vio_1	
in1	[B] 1		Output	hw_vio_1	

Tcl Console

```
set_property OUTPUT_VALUE 0 [get_hw_probes in0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
commit_hw_vio [get_hw_probes {in0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes in1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
commit_hw_vio [get_hw_probes {in1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes clear -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
commit_hw_vio [get_hw_probes {clear} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
```

Type a Tcl command here

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device
  - Add Configuration Memory

## HARDWARE MANAGER - 192.168.226.142/xilinx\_tcf/Digilent/210248A39C93

Hardware	
Name	Status
xilinx_tcf/Digilent/210248A39C93	Open
arm_dap_0 (0)	N/A
xc7z020_1 (2)	Programmed
XADC (System Monitor)	

Debug Probe Properties	
in0	
Source:	NETLIST
Type:	VIO_OUTPUT
Width:	1
General	Properties

hw_vio_1					
Name	Value	Activ...	Directi...	VIO	
detect	[B] 0		Input	hw_vio_1	
fsm_state[2:0]	[H] 1		Input	hw_vio_1	
clear	[B] 0		Output	hw_vio_1	
in0	[B] 0		Output	hw_vio_1	
in1	[B] 1		Output	hw_vio_1	

Tcl Console			
Messages	Serial I/O Links	Serial I/O Scans	
<pre>set_property OUTPUT_VALUE 0 [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 0 [get_hw_probes in0] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in0] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 1 [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]</pre>			
Type a Tcl command here			

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device
  - Add Configuration Memory

## HARDWARE MANAGER - 192.168.226.142/xilinx\_tcf/Digilent/210248A39C93

Hardware	
Name	Status
xilinx_tcf/Digilent/210248A39C93	Open
arm_dap_0 (0)	N/A
xc7z020_1 (2)	Programmed
XADC (System Monitor)	

Debug Probe Properties	
in1	
Source:	NETLIST
Type:	VIO_OUTPUT
Width:	1
General	Properties

```
Tcl Console x Messages Serial I/O Links Serial I/O Scans

set_property OUTPUT_VALUE 0 [get_hw_probes in0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
commit_hw_vio [get_hw_probes {in0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes in1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
commit_hw_vio [get_hw_probes {in1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes in1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
commit_hw_vio [get_hw_probes {in1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]

Type a Tcl command here
```

hw_vio_1					
Name	Value	Activ...	Directi...	VIO	
detect	[B] 0		Input	hw_vio_1	
fsm_state[2:0]	[H] 2		Input	hw_vio_1	
clear	[B] 0		Output	hw_vio_1	
in0	[B] 0		Output	hw_vio_1	
in1	[B] 1		Output	hw_vio_1	

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device
  - Add Configuration Memory

## HARDWARE MANAGER - 192.168.226.142/xilinx\_tcf/Digilent/210248A39C93

Hardware	
Name	Status
xilinx_tcf/Digilent/210248A39C93	Open
arm_dap_0 (0)	N/A
xc7z020_1 (2)	Programmed
XADC (System Monitor)	

Debug Probe Properties	
in0	
Source: NETLIST	
Type: VIO_OUTPUT	
Width: 1	
General	Properties

hw_vio_1					
Name	Value	Activ...	Directi...	VIO	
detect	[B] 0		Input	hw_vio_1	
fsm_state[2:0]	[H] 3		Input	hw_vio_1	
clear	[B] 0		Output	hw_vio_1	
in0	[B] 1		Output	hw_vio_1	
in1	[B] 0		Output	hw_vio_1	

Tcl Console

```
set_property OUTPUT_VALUE 0 [get_hw_probes in0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
commit_hw_vio [get_hw_probes {in0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes in1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
commit_hw_vio [get_hw_probes {in1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes in0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
commit_hw_vio [get_hw_probes {in0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]
```

Type a Tcl command here

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device
  - Add Configuration Memory

## HARDWARE MANAGER - 192.168.226.142/xilinx\_tcf/Digilent/210248A39C93

Hardware	
Name	Status
xilinx_tcf/Digilent/210248A39C93	Open
arm_dap_0 (0)	N/A
xc7z020_1 (2)	Programmed
XADC (System Monitor)	

Debug Probe Properties	
in1	
Source: NETLIST	
Type: VIO_OUTPUT	
Width: 1	
General	Properties

Tcl Console	
Messages	Serial I/O Links
Serial I/O Scans	
<pre>set_property OUTPUT_VALUE 0 [get_hw_probes in0] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes {in0}] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 0 [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes {in1}] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 1 [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes {in1}] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]</pre>	
Type a Tcl command here	

vio_wrapper.v	
top_counter.v	clk_pb.v
counter_8bit.v	Zed_cons.xdc
hw_vios	
hw_vio_1	
Name	Value
detect	[B] 1
fsm_state[2:0]	[H] 4
clear	[B] 0
in0	[B] 0
in1	[B] 1

# Lab Homework

The lab homework that is to make a 1111 sequence detector for that I have to just change some things in FSM\_1101.



Edited Code

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Noise
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device

## IMPLEMENTED DESIGN - xc7z020clg484-1

Implemented Design is out-of-date. Implementation is running. [Reload](#) [Close Design](#)

Source File Properties

## Sources

Design Sources (1)

- vio\_wrapper (vio\_wrapper.v) (2)
  - cd : top\_count (top\_counter.v) (4)
    - cd : clk\_wiz\_0 (clk\_wiz\_0.xci)
      - cd1 : clk\_div\_rtl (clk\_div\_rtl.v)
      - pb : pb\_clk (clk\_pb.v)
      - fsm : FSM\_1101 (counter\_8bit.v)
    - cd1 : vio\_0 (vio\_0.xci)
  - Constraints (1)
    - constrs\_1 (1)
      - Zed\_cons.xdc
  - Simulation Sources (1)
  - Utility Sources

Hierarchy IP Sources Libraries Compile Order

Tcl Console Messages Log Reports Design Runs Power DRC Methodology Timing

## Project Summary

C:/Users/anant/1111\_LAB5HW/1111\_LAB5HW.srscs/sources\_1/new/counter\_8bit.v

```
48 | always @(*)
49 | begin
50 |     case (ps)
51 |         s0: if (in1 == 1)
52 |             ns = s1;
53 |         else
54 |             ns = s0;
55 |         s1: if (in1 == 1)
56 |             ns = s2;
57 |         else
58 |             ns = s0;
59 |         s2: if (in1 == 1)
60 |             ns = s3;
61 |         else
62 |             ns = s2;
63 |         s3: if (in1 == 1)
64 |             ns = s4;
65 |         else
66 |             ns = s0;
67 |         s4: if (in1 == 1)
68 |             ns = s1;
69 |         else
70 |             ns = s0;
71 |         default ns = s0;
72 |
73 |     endcase
74 | end
75 | assign fsm_state = ps;
76 | endmodule
77 |
```

# Simulation

Lab home work simulation

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device
  - Add Configuration Memory

## HARDWARE MANAGER - 192.168.226.142/xilinx\_tcf/Digilent/210248A39C7D

Hardware	
Name	Status
arm_dap_0 (0)	N/A
xc7z020_1 (2)	Programmed
XADC (System Monit	
hw_vio_1 (cd1)	OK

Debug Probe Properties	
in0	
Source:	NETLIST
Type:	VIO_OUTPUT
Width:	1
General	Properties

hw_vio_1					
Name	Value	Activ...	Directi...	VIO	
detect	[B] 0		Input	hw_vio_1	
fsm_state[2:0]	[H] 1		Input	hw_vio_1	
clear	[B] 0		Output	hw_vio_1	
in0	[B] 0		Output	hw_vio_1	
in1	[B] 1		Output	hw_vio_1	

Tcl Console			
Messages	Serial I/O Links	Serial I/O Scans	
INFO: [Labtools 27-3164] End of startup status: HIGH			
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]			
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).			
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]			
set_property OUTPUT_VALUE 1 [get_hw_probes in1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]			
commit_hw_vio [get_hw_probes {in1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]			
Type a Tcl command here			

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device
  - Add Configuration Memory

## HARDWARE MANAGER - 192.168.226.142/xilinx\_tcf/Digilent/210248A39C7D

Hardware	
Name	Status
arm_dap_0 (0)	N/A
xc7z020_1 (2)	Programmed
XADC (System Monit	
hw_vio_1 (cd1)	OK

Debug Probe Properties	
in1	
Source: NETLIST	
Type: VIO_OUTPUT	
Width: 1	
General	Properties

hw_vio_1					
Name	Value	Activ...	Directi...	VIO	
detect	[B] 0		Input	hw_vio_1	
fsm_state[2:0]	[H] 2		Input	hw_vio_1	
clear	[B] 0		Output	hw_vio_1	
in0	[B] 0		Output	hw_vio_1	
in1	[B] 1		Output	hw_vio_1	

Tcl Console			
Messages	Serial I/O Links	Serial I/O Scans	
<pre>set_property OUTPUT_VALUE 0 [get_hw_probes in1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 0 [get_hw_probes in0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in0] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 1 [get_hw_probes in1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]</pre>			
Type a Tcl command here			

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device
  - Add Configuration Memory

## HARDWARE MANAGER - 192.168.226.142/xilinx\_tcf/Digilent/210248A39C7D

Hardware	
Name	Status
arm_dap_0 (0)	N/A
xc7z020_1 (2)	Programmed
XADC (System Monit	
hw_vio_1 (cd1)	OK

Debug Probe Properties	
in1	
Source: NETLIST	
Type: VIO_OUTPUT	
Width: 1	
General	Properties

hw_vio_1					
Name	Value	Activ...	Directi...	VIO	
detect	[B] 0		Input	hw_vio_1	
fsm_state[2:0]	[H] 3	↑	Input	hw_vio_1	
clear	[B] 0		Output	hw_vio_1	
in0	[B] 0		Output	hw_vio_1	
in1	[B] 1		Output	hw_vio_1	

Tcl Console			
Messages	Serial I/O Links	Serial I/O Scans	
<pre>set_property OUTPUT_VALUE 0 [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 0 [get_hw_probes in0] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in0] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 1 [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]</pre>			
Type a Tcl command here			

## Flow Navigator

## SYNTHESIS

- Run Synthesis
- Open Synthesized Design

## IMPLEMENTATION

- Run Implementation
- Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Utilization
  - Report Power
  - Schematic

## PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
  - Open Target
  - Program Device
  - Add Configuration Memory

## HARDWARE MANAGER - 192.168.226.142/xilinx\_tcf/Digilent/210248A39C7D

Hardware	
Name	Status
arm_dap_0 (0)	N/A
xc7z020_1 (2)	Programmed
XADC (System Monit	
hw_vio_1 (cd1)	OK

Debug Probe Properties	
in1	
Source:	NETLIST
Type:	VIO_OUTPUT
Width:	1
General	Properties

hw_vio_1					
Name	Value	Activ...	Directi...	VIO	
detect	[B] 1	↑	Input	hw_vio_1	
fsm_state[2:0]	[H] 4	↕	Input	hw_vio_1	
clear	[B] 0		Output	hw_vio_1	
in0	[B] 0		Output	hw_vio_1	
in1	[B] 1		Output	hw_vio_1	

Tcl Console			
Messages	Serial I/O Links	Serial I/O Scans	
<pre>set_property OUTPUT_VALUE 0 [get_hw_probes in1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 0 [get_hw_probes in0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in0] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] set_property OUTPUT_VALUE 1 [get_hw_probes in1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]] commit_hw_vio [get_hw_probes in1] -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cd1"}]]</pre>			
Type a Tcl command here			