Lab 5 - Lab

Things done in lab to make 1101 sequence detector in next slides:

```
Design Sources (1)

vio_wrapper (vio_wrapper.v) (2)

cd: top_count (top_counter.v) (4)

cd: clk_wiz_0 (clk_wiz_0.xci)

cd1: clk_div_rtl (clk_div_rtl.v)

pb: pb_clk (clk_pb.v)

fsm: FSM_1101 (counter_8bit.v)


cd1: vio_0 (vio_0.xci)


Constraints (1)


Zed_cons.xdc


Simulation Sources (1)
```


Code



















Simulation















Lab Homework

The lab homework that is to make a 1111 sequence detector for that I have to just change some things in FSM_1101.

Edited Code



Simulation

Lab home work simulation

