

HARDWARE SECURITY FLAWS AND THEIR IMPACT ON SOFTWARE SECURITY

ANTHONY PHILIPPE CHRISTOFOROU



A REPORT SUBMITTED AS PART OF THE REQUIREMENTS FOR THE DEGREE
OF COMPUTER SCIENCE
AT THE FACULTY OF SCIENCE
UNIVERSITY OF GENEVA
GENEVA, SWITZERLAND

May 2024

Supervisor Prof. Eduardo Solana

Abstract

This paper provides an in-depth analysis of the Fusee Gelee exploit, a critical vulnerability affecting the Nintendo Switch’s hardware security. The study begins with an overview of the Nintendo Switch’s multi-layered security architecture, emphasizing the role of the Boot ROM and the secure boot process. It details the discovery and technical specifics of the Fusee Gelee exploit, which leverages an unchecked buffer in the Nvidia Tegra X1 chip’s USB recovery mode to execute arbitrary code.

Through a thorough examination of the exploitation mechanism, the paper highlights how the vulnerability allows attackers to bypass the console’s security measures and gain full control over the device. The broader implications of such hardware vulnerabilities are discussed, showcasing the challenges in addressing embedded hardware flaws, the necessity for rigorous security testing, and the difficulties in deploying effective fixes post-manufacturing.

Additionally, the paper critiques Nintendo’s response to the exploit, which involved hardware revisions and software updates, noting the limitations and residual risks of these approaches. Finally, the study proposes alternative mitigation strategies, such as secure enclave integration and continuous security audits, to enhance future hardware security designs. These solutions, while providing robust protection, also come with trade-offs in terms of cost, complexity, and performance. The Fusee Gelee exploit serves as a crucial case study in understanding and addressing hardware security vulnerabilities in consumer electronics.

Disclaimer

The research and discussions presented in this thesis are intended solely for educational purposes. The case studies, including the examination of the "fusee-gelee" vulnerability within the Nintendo Switch console, are explored to contribute to the academic understanding of hardware security and side-channel resistances. Under no circumstances should the content of this thesis be used to engage in unlawful activities, including the hacking or modification of devices such as the Nintendo Switch. The author and academic institution do not condone unauthorized hacking, do not provide guidance for engaging in such activities, and are not liable for any actions taken by individuals who misuse the information provided.

Contents

Abstract	ii
Disclaimer	iii
1 Introduction	1
1.1 Background	1
1.2 Objectives	2
1.2.1 Detailed Breakdown of Objectives	3
1.3 Scope	3
1.3.1 Limitations	3
1.3.2 Rationale for Scope	4
1.3.3 Implications of Scope	4
1.4 Structure	4
2 State of the Art in Hardware Security Flaws	6
2.1 Historical Overview	6
2.1.1 Milestones	10
2.2 Types of Hardware Flaws	10
2.2.1 Physical Vulnerabilities	11
2.2.2 Side-channel Attacks	11
2.3 Mitigation Strategies	17
2.3.1 Preemptive Measures	17
2.3.2 Reactive Strategies	20
2.4 Current Challenges in Hardware Security	21
2.4.1 Future Research Directions	22
2.5 Conclusion: Navigating the Landscape of Hardware Security	23
3 The Nintendo Switch and the Fusee Gelee Exploit	25
3.1 Nintendo Switch Security Overview	25

3.1.1	Security Architecture of the Nintendo Switch	25
3.1.2	The Role of Boot ROM and Secure Boot Process	25
3.2	Discovery of Fusee Gelee Exploit	26
3.2.1	Technical Specifics of the Vulnerability	26
3.2.2	Exploitation Mechanism	27
3.3	Implications of the Exploit	28
3.3.1	Broader Implications within Hardware Security	28
3.3.2	Challenges in Addressing Embedded Hardware Vulnerabilities . .	28
4	Methodology and Practical Analysis of the Fusee Gelee Exploit	30
4.1	Research Approach	30
4.1.1	Technical Analysis	30
4.1.2	Experimentation	30
4.2	Experimental Setup and Execution	31
4.2.1	Tools and Materials	31
4.2.2	Procedures	31
4.3	Analysis	32
4.3.1	Results Interpretation	32
4.3.2	Discussion of Significance	33
5	Nintendo’s Response and Industry Implications	34
5.1	Mitigation Efforts	34
5.1.1	Hardware Revisions	34
5.1.2	Software Updates	34
5.2	Effectiveness and Critique	35
5.2.1	Evaluation of Hardware Revisions	35
5.2.2	Critique of Software Updates	35
5.2.3	Overall Impact on Security Posture	36
6	Alternative Mitigation Strategies	37
6.1	Proposed Solutions	37
6.1.1	Hardware-Level Solutions	37

List of Tables

2.1 Bit-flips induced by disturbance on a 2GB module[5]	8
---	---

List of Figures

2.1	Assembly code snippets for Rowhammer attack[5]	7
2.2	DRAM cell structure[5]	7
2.3	Simplified illustration of a single core of Intel’s Skylake microarchitec- ture.[11]	9
2.4	Voltage glitching attack on a microcontroller[19]	16
3.1	Tegra X1 Boot ROM Buffer Overflow Exploit diagram from[35]	28
4.1	RCM Jig	31
4.2	RCM Jig 3D Model	31
4.3	No RCM Detected	32
4.4	RCM Detected	32
4.5	Payload Sent	32
4.6	Nintendo Switch Running Tegra Explorer	33
5.1	Hacking the latest Nintendo Switch models using the Picofly board[40] .	35
6.1	Secure Enclave Architecture from[42]	38
6.2	Redundant Security Mechanisms in Boot Sequence	39

Listings

2.1	Speculative Execution Exploit via JavaScript.	8
2.2	Meltdown Attack Assembly Code.	10
2.3	Pseudocode for a timing attack	13
2.4	Pseudocode for a Single Power Analysis attack using ‘square and multiply’ algorithm	14
2.5	Pseudocode for a Differential Power Analysis attack	15
2.6	Pseudocode for a clock glitching attack	17
2.7	Pseudocode for redundant design implementation	17
2.8	Simplified constant-time comparison function in C for understanding.	19
3.1	Tegra boot process approximation from[35]	27

Chapter 1

Introduction

Companies spend millions of dollars on firewalls, encryption, and secure access devices, and it's money wasted because none of these measures address the weakest link in the security chain: the people who use, administer, operate and account for computer systems that contain protected information.

Kevin Mitnick,

The Art of Deception: Controlling
the Human Element of Security

1.1 Background

The importance of hardware security has escalated in our increasingly digital world, where the proliferation of smart devices makes every aspect of our lives interconnected and, potentially, vulnerable. This surge in connectivity has broadened the attack surface for malicious actors, making hardware security a critical pillar of our digital infrastructure's integrity.

Video game consoles, such as the Nintendo Switch, epitomize the sophisticated nature of modern hardware. These devices are not merely platforms for entertainment but intricate ecosystems comprising proprietary software, custom hardware components, and online services. They embody a blend of performance, entertainment, and connectivity, making them a prime target for exploitation.

The Nintendo Switch, in particular, presents an intriguing case study in hardware security. Its popularity and unique design have attracted attention not only from millions of users worldwide but also from individuals and groups looking to exploit potential vulnerabilities for various purposes, ranging from piracy to the customization of the device beyond the manufacturer’s intended limitations. The discovery of the Fusee Gelee vulnerability[1], a significant exploit within the Switch’s boot ROM, highlights the ongoing tension between hardware manufacturers, who strive to secure their devices, and the hacker community, which continually seeks to find and exploit vulnerabilities.

To understand the gravity of such exploits, one must consider the broader implications of hardware vulnerabilities. Unlike software flaws, which can often be patched through updates, vulnerabilities at the hardware level can be more challenging to address. They may require physical recalls or rely on mitigation strategies that can only minimize the risk rather than eliminate it. The presence of such vulnerabilities underscores the necessity of robust hardware security measures not only to protect intellectual property and user data but also to maintain trust in digital ecosystems.

1.2 Objectives

The primary objectives of this paper are designed to build a comprehensive understanding of hardware vulnerabilities, with a particular focus on the Fusee Gelee exploit within the Nintendo Switch, and to evaluate mitigation strategies that can be employed against such vulnerabilities. The objectives are outlined as follows:

1. **Comprehensive Overview of Hardware Vulnerabilities:** To conduct a thorough literature review that maps the landscape of hardware vulnerabilities, categorizing them based on their nature, origin, and impact. This review aims to establish a foundational understanding of the challenges in hardware security, setting the stage for a deeper exploration of specific exploits like Fusee Gelee.
2. **In-depth Analysis of the Fusee Gelee Exploit:** To dissect the Fusee Gelee exploit in detail, examining how it was discovered, its technical mechanisms, and how it manages to circumvent the Nintendo Switch’s security measures. This analysis will provide insights into the exploit’s workings, offering a case study of how a single vulnerability can have significant ramifications.
3. **Assessment of Mitigation Strategies:** To evaluate existing strategies employed to mitigate hardware vulnerabilities, focusing on their applicability and effectiveness in the context of the Fusee Gelee exploit. This will involve an examination of both reactive measures taken post-discovery and proactive strategies that can be integrated into the design and manufacturing processes to prevent

similar vulnerabilities.

1.2.1 Detailed Breakdown of Objectives

- **Objective 1:** The literature review will encompass academic papers, security conference proceedings, and industry whitepapers to create a taxonomy of hardware vulnerabilities. This will include discussions on side-channel attacks, fault injection, hardware Trojans, and more, providing a broad perspective on the types of challenges faced in securing hardware.
- **Objective 2:** The analysis of Fusee Gelee will be technical, involving an examination of the Tegra X1's boot ROM, the role of the BootROM bug, and how the vulnerability is exploited to run arbitrary code. It will also cover the implications of such an exploit, from the perspective of both security professionals and end-users.
- **Objective 3:** The assessment will cover specific mitigation strategies, such as secure boot, hardware patches, and the use of Trusted Execution Environments (TEEs). It will critically analyze the effectiveness of Nintendo's responses and general practices in the industry for preventing and responding to hardware vulnerabilities.

1.3 Scope

While the Fusee Gelee exploit within the Nintendo Switch serves as the focal point of this paper, it is crucial to delineate the boundaries of the discussion to maintain a focused and coherent analysis. The scope of this paper includes the points talked about in the Objectives

1.3.1 Limitations

To ensure a focused analysis, the paper will not cover:

- **Software Vulnerabilities:** While recognizing that hardware and software security are often intertwined, this paper will limit its discussion to hardware vulnerabilities and the specific intersection with software only where relevant to the Fusee Gelee exploit.
- **Comprehensive Survey of All Hardware Vulnerabilities:** Given the vast and evolving nature of hardware vulnerabilities, the paper will not provide an exhaustive survey of all known hardware vulnerabilities but will instead highlight

those most relevant to the context of the Nintendo Switch and similar consumer electronics.

- **Detailed Technical Solutions:** While mitigation strategies will be discussed, the paper will not go into the detailed technical design of specific security solutions, focusing instead on the conceptual and strategic levels.

1.3.2 Rationale for Scope

The chosen scope ensures that the paper remains manageable while providing valuable insights into a significant area of hardware security. By focusing on the Fusee Gelee exploit, the paper leverages a specific, well-documented case to explore broader themes and challenges in hardware security, making it both relevant and accessible to a wider audience, including those not deeply versed in hardware engineering.

1.3.3 Implications of Scope

By adhering to this scope, the paper aims to contribute to the discourse on hardware security by:

- Providing a detailed case study of a significant exploit, offering insights that can inform both academic research and practical security measures.
- Highlighting the ongoing challenges in securing hardware against increasingly sophisticated exploits, underscoring the need for continued innovation and vigilance in hardware design and security practices.
- Encouraging a broader discussion on the balance between hardware security, functionality, and user freedom, particularly in consumer electronics where these factors are in constant tension.

This scoped approach allows for a thorough exploration of the chosen topic while acknowledging the vast and complex nature of hardware security as a field, thereby setting a clear direction for the research and analysis that follows.

1.4 Structure

The paper is meticulously organized to navigate through the complexities of hardware security with a spotlight on the Fusee Gelee exploit.

In the State of the Art in Hardware Security Flaws chapter, this work will look into the historical context of hardware vulnerabilities, categorizing common types, discussing their impacts and implications, and reviewing standard mitigation strategies. This

chapter also spotlights the ongoing challenges in the field and potential research directions, laying a comprehensive foundation for the focused exploration of the Fusee Gelee exploit that follows.

The third chapter, dedicated to The Nintendo Switch and the Fusee Gelee Exploit, explores the security architecture of the Nintendo Switch, detailing the discovery and technical specifics of the Fusee Gelee vulnerability and its broader implications for hardware security.

Next chapter would be on methodology and practical analysis, the subsequent section combines an outline of the research approach and experimentation ethics with a thorough documentation of replicating the Fusee Gelee exploit. This includes a detailed account of the experimental setup, execution, and a critical analysis of the findings, integrating methodological rigor with practical insights.

Nintendo's Response and Industry Implications is examined next, where the focus shifts to the countermeasures adopted by Nintendo in response to the exploit, evaluating their effectiveness and discussing their broader ramifications for the gaming industry and the domain of hardware security at large.

The paper progresses to Alternative Mitigation Strategies, offering a critical assessment of Nintendo's approach and proposing potential alternative strategies for addressing similar vulnerabilities, considering their feasibility, advantages, and limitations.

Concluding the paper, the Conclusion chapter summarizes the key findings from the exploration of hardware security issues, the Fusee Gelee exploit analysis, and the evaluation of mitigation strategies. It articulates the paper's contribution to the field of hardware security and suggests directions for future research.

Chapter 2

State of the Art in Hardware Security Flaws

The only truly secure system is one that is powered off, cast in a block of concrete and sealed in a lead-lined room with armed guards.

Edward Amoroso

2.1 Historical Overview

The journey of hardware security has evolved significantly over the years, from its initial focus on safeguarding military and space exploration equipment to protecting consumer electronics against sophisticated attacks. This evolution can be broadly categorized into several key phases:

1. **Early Developments:** Initially, hardware security was predominantly driven by the needs of government and military applications. The focus was on ensuring the reliability and security of semiconductors in environments subject to extreme conditions, such as outer space or high-altitude flights. Techniques like **radiation hardening**[\[2\]](#) were developed to protect these systems against environmental challenges, including radiation and temperature fluctuations. For example, the use of Silicon on Insulator (SOI) technology in semiconductor fabrication improved resistance to radiation effects.
2. **Commercialization and Consumer Devices:** With the advent of consumer electronics, hardware security expanded to include protection against piracy and

unauthorized access. Digital Rights Management (DRM) became crucial in devices like cable set-top boxes and gaming consoles. This era saw the emergence of **content protection schemes** and the corresponding development of countermeasures to bypass these protections.[3]

3. **Remote Hardware Vulnerabilities:** The discovery of vulnerabilities that could be exploited remotely marked a significant shift in cybersecurity concerns. Notably, the **Rowhammer attack**[4] exemplifies this transition. Traditionally, hardware attacks were assumed to require physical access. However, Rowhammer can be initiated remotely by leveraging code that induces bit flips in a device’s DRAM, affecting adjacent rows. Such an attack was demonstrated on various architectures, including Intel’s Sandy Bridge, Ivy Bridge, Haswell, and AMD’s Piledriver systems, by executing a specific pattern of assembly instructions:

1	<code>code1a:</code>	1	<code>code1b:</code>
2	<code>mov (X), %eax</code>	2	<code>mov (X), %eax</code>
3	<code>mov (Y), %ebx</code>	3	<code>clflush (X)</code>
4	<code>clflush (X)</code>	4	
5	<code>clflush (Y)</code>	5	
6	<code>mfence</code>	6	<code>mfence</code>
7	<code>jmp code1a</code>	7	<code>jmp code1b</code>

a. Induces errors
b. Does not induce errors

Figure 2.1: Assembly code snippets for Rowhammer attack[5]

This attack sequence strategically causes DRAM cells to leak charges into adjacent cells, overcoming the inherent electrical isolation between them, leading to bit flips.




Figure 2.2: DRAM cell structure[5]

For instance, this code sequence resulted in numerous bit flips, which varied across different microarchitectures, as shown in Table 2.1 from the original paper:

Bit-Flip	Sandy Bridge	Ivy Bridge	Haswell	Piledriver
‘0’ → ‘1’	7,992	10,273	11,404	47
‘1’ → ‘0’	8,125	10,449	11,467	12

Table 2.1: Bit-flips induced by disturbance on a 2GB module[5]

The ability to induce such bit flips remotely through crafted payloads has elevated Rowhammer from a theoretical concern to a practical cybersecurity threat. The implications of such a vulnerability are profound: systems could potentially be compromised without the attacker ever physically touching the hardware. This shifts the landscape of system security, emphasizing the need for vigilant memory management and robust protective mechanisms in both hardware design and system software.

4. **Modern Challenges:** Today, hardware vulnerabilities like **Spectre and Melt-down**[6, 7] have shown that even fundamental hardware design principles can introduce security risks. These vulnerabilities exploit speculative execution—a performance feature in modern CPUs—to leak sensitive information. Speculative execution is used by CPUs to predict future execution paths and prematurely execute instructions without knowing if they are actually necessary[8, 9]. This can increase performance but also introduces the possibility of leaking information if the prediction is incorrect and the speculative execution has side effects that are not fully discarded.

For instance, Spectre attacks trick the processor into executing instructions that should not have been executed, exploiting the latency in the branch prediction mechanism of the CPU. The processor’s speculative execution feature is then leveraged to perform operations that leave observable side effects such as changes in cache state, even if the speculative results are discarded. These side effects can be monitored to infer sensitive data like cryptographic keys or personal information.[10]

```

1   if (index < simpleByteArray.length) {
2       index = simpleByteArray[index | 0];
3       index = (((index * 4096)|0) & (2**25 - 1))|0;
4       localJunk ^= probeTable[index|0]|0;
5   }
```

Listing 2.1: Speculative Execution Exploit via JavaScript.

In the paper, they present a straightforward JavaScript attack (Listing 4) that, when run in a web browser, allows JavaScript code to read arbitrary memory locations,

potentially leaking sensitive information.

Alongside **Spectre**, the **Meltdown** vulnerability has revealed critical risks inherent in performance optimization techniques employed by modern CPUs. Specifically, Meltdown circumvents memory isolation guarantees by exploiting out-of-order execution, a feature used by CPUs to speed up processing. This exploitation allows an attacker to read all memory on a system, even without any permissions[11].

Meltdown is based on a fundamental hardware behavior involving out-of-order execution, where CPUs execute instructions out of their planned sequence for efficiency. When the CPU processes an instruction that should not be executed, it discards the result to maintain correct program operation. However, the discarded results can affect the cache, leading to a potential side-channel that can be exploited.




Figure 2.3: Simplified illustration of a single core of Intel's Skylake microarchitecture.[11]

Essentially, Meltdown breaks the foundational security boundary that segregates the kernel's memory space from user processes. Attackers can take advantage of Meltdown

to access not just the kernel memory but the entire physical memory of the host machine, potentially exposing sensitive data across user processes and virtual machines. The issue is pervasive across numerous Intel CPUs and potentially other processors.

```
1      ; rcx = kernel address
2      ; rbx = probe array
3      retry:
4          mov al, byte [rcx]
5          shl rax, 0xc
6          jz retry
7          mov rbx, qword [rbx + rax]
```

Listing 2.2: Meltdown Attack Assembly Code.

Unlike Spectre, Meltdown does not need to be tailored to a specific victim’s environment, nor does it rely on any form of software vulnerability, making it widely exploitable on affected systems.

2.1.1 Milestones

- **1980s-1990s:** Radiation hardening techniques developed for space and military use.
- **Early 2000s:** Rise of consumer electronics security with DRM and content protection.
- **2014:** Discovery of the Rowhammer vulnerability, illustrating a shift towards remote exploitability of hardware.
- **2018:** Spectre and Meltdown vulnerabilities exposed, highlighting deep-seated issues in CPU design.

Diving deeper into the Types of Hardware Flaws (cf. 2.2), we’ll explore the various categories of hardware vulnerabilities, providing a more nuanced understanding of these threats through detailed examples, code snippets, and references to academic and industry sources.

2.2 Types of Hardware Flaws

Hardware vulnerabilities can manifest in numerous forms, each exploiting different aspects of physical design, implementation, and operational behavior. These vulnerabilities are typically categorized into three primary types: physical vulnerabilities, side-channel attacks, and fault injection attacks.

2.2.1 Physical Vulnerabilities

Physical vulnerabilities are those that necessitate direct interaction with or access to the hardware device. They can exploit inherent design flaws or result from malicious physical modifications.

- **Cold Boot Attacks:** A striking example of a physical vulnerability is the cold boot attack[12], where sensitive data such as cryptographic keys are retrieved from RAM after a device is powered off. As described in the foundational paper, data remanence (residual physical representation of data that has been nominally erased or removed) in DRAM can persist for seconds to minutes at room temperature, and cooling the chips can extend this period significantly, allowing attackers to reboot the system with a custom loader and extract the remaining data.

Post-cooling, an attacker uses a custom memory imaging tool to read the remaining data by rebooting the system with a minimal kernel that dumps the memory contents. The primary goal of that attack being the extraction of cryptographic keys from the decayed memory images, which are then used to decrypt sensitive data.

- **Hardware Implantation:** Another form of physical vulnerability involves tampering with hardware components to introduce malicious functionality. For instance, adding a small, inconspicuous chip to a motherboard can create a backdoor for attackers to access or manipulate the device remotely. One prominent example of this is the **Stuxnet worm**, which targeted Iran’s nuclear program by infecting the Programmable Logic Controllers (PLCs) used in uranium enrichment centrifuges. Stuxnet exploited vulnerabilities in Windows systems to gain access to the PLCs, where it manipulated the centrifuge speeds to cause physical damage. This attack demonstrated the potential for hardware implants to disrupt critical infrastructure and highlighted the need for robust hardware security measures.[13, 14]

2.2.2 Side-channel Attacks

Side-channel attacks exploit indirect effects of system operations, such as timing, power consumption, and electromagnetic emissions, to infer sensitive information without breaching the system’s logical security boundaries.

Timing Attacks

The seminal work of Kocher (1996)[15] on timing attacks offers a comprehensive examination of the vulnerabilities inherent in cryptographic systems due to variations in execution time during cryptographic operations such as modular exponentiation used in algorithms like RSA and Diffie-Hellman.

These attacks measure the time required for cryptographic operations, using variations to deduce secret keys. For instance, by measuring the time it takes for a server to respond to varying encrypted messages, an attacker can infer details about the encryption keys.

Kocher models the timing attack as a signal detection problem, where the ‘signal’ is the timing variation caused by the specific exponent bit, and ‘noise’ consists of measurement inaccuracies and variations from unknown exponent bits. Extensive statistical analysis is utilized, focusing on the probability distribution function F , which encapsulates the expected timing variations due to specific bits.

In practical scenarios, Kocher suggests simplifying the attack by avoiding the computation of F . Instead, the focus shifts to analyzing the variance of timing measurements adjusted for each guessed exponent bit. If the guess is correct, the variance of these adjusted measurements will be lower than those adjusted for incorrect guesses.

This method of variance analysis serves as a crucial mechanism for efficiently distinguishing between correct and incorrect guesses of the secret key bits.

The paper includes experimental results using the RSA encryption algorithm implemented with the RSAREF toolkit, confirming that correct guesses about exponent bits consistently result in lower timing variances, thus validating the theoretical model. Kocher also discusses the potential for adapting the timing attack methodology to other cryptographic operations, underscoring its flexibility and broad applicability.

```
1  def perform_timing_attack(modexp, n, base, public_exponent):
2      timings = []
3      guessed_exponent = 0
4
5      for bit_position in range(number_of_bits(n)):
6          best_time = float('inf')
7          best_bit = None
8
9          for bit in [0, 1]:
```

```

10         test_exponent = set_bit(guesses_exponent, bit_position,
    ↪ bit)
11
12         start_time = current_time()
13         modexp(base, test_exponent, n)
14         elapsed_time = current_time() - start_time
15
16         if elapsed_time < best_time:
17             best_time = elapsed_time
18             best_bit = bit
19
20         guesses_exponent = set_bit(guesses_exponent, bit_position,
    ↪ best_bit)
21         timings.append((bit_position, best_time))
22
23     return guesses_exponent, timings
24
25 def number_of_bits(n):
26     return n.bit_length()
27
28 def set_bit(number, position, value):
29     mask = 1 << position
30     return (number & ~mask) | (value << position)
31
32 def current_time():
33     import time
34     return time.time()

```

Listing 2.3: Pseudocode for a timing attack

Power Analysis Attacks

By monitoring the power usage of a device, attackers can gain insights into the data being processed. Simple Power Analysis (SPA) and Differential Power Analysis (DPA) are two common methods, with DPA being particularly effective at extracting cryptographic keys from seemingly innocuous power usage patterns. We'll delve into how these attacks work by analyzing the work of Kocher et al. (1999)[16].

- **SPA:** In Single Power Analysis (SPA), we observe the power consumption of

a device to infer the operations being executed. SPA can reveal significant information about the execution path of cryptographic algorithms. In SPA, the observable feature is the power consumption, which correlates with the physical operations of a device.

This type of analysis can detect significant operations within cryptographic algorithms, such as DES, by observing the distinct power signatures corresponding to each phase of the operation, notably the permutations and conditional operations based on the secret key.

```

1  def square_and_multiply(base, exponent, modulus):
2      binary_exponent = bin(exponent)[2:]
3      result = 1
4      for bit in binary_exponent:
5          result = (result * result) % modulus
6          if bit == '1':
7              result = (result * base) % modulus
8
9      return result

```

Listing 2.4: Pseudocode for a Single Power Analysis attack using ‘square and multiply’ algorithm

- **DPA:** Differential Power Analysis uses statistical techniques to extract secret keys by analyzing power consumption data from multiple operations. In DPA, we focus on the mean difference of grouped data based on hypothetical intermediate values. Given a set of power traces T_i and a hypothesis function $H(k, x)$ that predicts power consumption based on key guess k and input x , the differential trace D is calculated as:

$$D_k[j] = \frac{1}{|G_0|} \sum_{i \in G_0} T_i[j] - \frac{1}{|G_1|} \sum_{i \in G_1} T_i[j]$$

where G_0 and G_1 are sets of indices classified by whether $H(k, x_i)$ predicts low or high power consumption, respectively.

```

1  def dpa_attack(traces, key_guesses):
2      high_group = []
3      low_group = []
4      for trace, key_guess in zip(traces, key_guesses):
5          if predict_high(key_guess):
6              high_group.append(trace)
7          else:
8              low_group.append(trace)

```

```

9      mean_high = np.mean(high_group, axis=0)
10     mean_low = np.mean(low_group, axis=0)
11     return mean_high - mean_low

```

Listing 2.5: Pseudocode for a Differential Power Analysis attack

In this pseudocode, `traces` is a list of power consumption traces, and `key_guesses` is a list of key hypotheses. The function `predict_high` decides the grouping based on a prediction model using the key guess. The differential trace, computed as the difference between the means of these groups, helps identify the correct key guess by highlighting variations in the power consumption corresponding to different key bits.

Fault Injection Attacks

Fault injection attacks deliberately induce operational errors to bypass security mechanisms or corrupt the execution of processes, exploiting these faults for unauthorized access or data extraction.

- Voltage Glitching:** A technique used to manipulate the physical operating conditions of electronic devices in order to induce faults. These faults can be exploited to bypass security measures or corrupt the device's usual execution flow. In the context of security research, voltage glitching is often applied to cryptographic devices to either bypass security checks or extract secret keys. The basic idea behind voltage glitching involves momentarily altering the device's power supply to disrupt its normal operation. This disruption can cause the device to skip instructions, execute incorrect instructions, or produce erroneous data.^[17] In practical scenarios, such as the one explored by Moradi et al.^[18] in their research on FPGA bitstream encryption vulnerabilities, voltage glitching is used to manipulate the execution of cryptographic algorithms, allowing attackers to bypass security checks or interfere with the encryption process.

```

1  def voltage_glitching_attack(target_operation):
2      successful = False
3      while not successful:
4          apply_voltage_drop()
5          result = target_operation()
6
7          if check_for_errors(result):
8              exploit_errors(result)
9
10     successful = True

```

Voltage glitching poses significant security risks, particularly for devices that handle sensitive information like cryptographic keys.

As discussed by Bittner et al. (2021)[19], voltage glitching remains a potent attack vector against electronic devices, especially as hardware becomes increasingly miniaturized and integrated.




Figure 2.4: Voltage glitching attack on a microcontroller[19]

Voltage glitching has been adapted to target advanced microarchitectures and security-enforced environments. Modern devices often incorporate complex power management features that can be exploited to introduce glitches more subtly and effectively

- **Clock Glitching:** Similar to voltage glitching, clock glitching involves momentarily altering the system clock’s frequency or timing, disrupting the sequence of operations and potentially allowing attackers to manipulate or bypass processes.[17]

It exploits vulnerabilities in the timing mechanisms of digital circuits, like those identified in that research[20]. This study demonstrates that high-resolution photonic emission analysis can physically characterize the intrinsic behavior of timing-based security mechanisms, such as those found in arbiter Physical Unclonable Functions (PUFs), by measuring the minute delays within the circuit with great precision. The relevance of this technique to clock glitching lies in its ability to manipulate and observe the effects of slight deviations in clock frequency or pulse timing, which can induce errors or alter the behavior of the security mechanism. This method provides a potent example of how even robust security designs can be undermined by exploiting their fundamental physical properties—highlighting a critical area for enhancing resistance to clock glitching attacks

```

1  def clock_glitching_attack(target_device):
2      original_clock = target_device.clock
3      while not achieved_goal:
4          glitched_clock = induce_clock_glitch(original_clock)
5          target_device.clock = glitched_clock

```



```

6         if target_device.malfunctions():
7             exploit_malfunction(target_device)
8             target_device.clock = original_clock

```

Listing 2.6: Pseudocode for a clock glitching attack

2.3 Mitigation Strategies

Mitigation strategies in hardware security encompass a wide array of techniques, from design-phase interventions to post-incident responses. These strategies are essential for reducing the risk and impact of hardware vulnerabilities.

2.3.1 Preemptive Measures

Secure Hardware Design: Embedding security features at the design level can significantly reduce vulnerabilities. This includes the adoption of design practices that inherently minimize security risks, such as:

- **Redundant Design:** Implementing redundant circuits to provide fallback options in case of failure or tampering.

```

1     def execute_secure_operation(operation, redundancy_level=2):
2         results = []
3         for _ in range(redundancy_level):
4             result = operation()
5             results.append(result)
6         if all_equal(results):
7             return results[0]
8         else:
9             raise SecurityException("Discrepancy detected in
              ↪ redundant operations")

```

Listing 2.7: Pseudocode for redundant design implementation

- **PUFs:** Utilizing unique physical characteristics of the hardware as cryptographic keys or identifiers, enhancing security against cloning and tampering.

In their exploration of RO-PUFs[21], Maiti detailed the deployment of ring oscillator PUFs on a large array of FPGA chips to analyze the viability of PUFs in achieving high levels of hardware security through uniqueness and reliability. RO-PUFs utilize the minute variations in the oscillation frequency of identically laid-out ring oscillators, which arise due to unavoidable process variations during chip manufacturing. These frequencies are sensitive to environmental conditions and operational variations, which in turn, affect the reliability of the PUF’s response.

The uniqueness of a PUF is measured by the inter-die Hamming distance, which should ideally be close to 50%. Maiti demonstrated that RO-PUFs achieve an average inter-die Hamming distance of 47.31%, which indicates a high level of uniqueness in responses across different chips.¹

Hardware-assisted Security: Modern processors have integrated features to bolster security at the hardware level, notably Intel’s Software Guard Extensions (SGX)[22] and AMD’s Secure Encrypted Virtualization (SEV)[23]. These technologies enhance the protection of sensitive code and data within secure enclaves or encrypted virtual machines, shielding them from potentially compromised privileged software.

- **Intel SGX:** Intel’s Software Guard Extensions (SGX) provide a way to increase the security of software systems on platforms where the privileged software, like the operating system or hypervisor, might be compromised. SGX achieves this by allowing sensitive computations to take place within a protected area of execution, called an enclave, which is designed to be tamper-resistant even from privileged code running on the same machine.

based on the paper by Costan and Devadas[22], SGX designates a region of memory known as Processor Reserved Memory (PRM), where the sensitive code and data reside. This region is protected by the CPU such that no non-enclave memory access can occur, including those from the kernel, hypervisor, System Management Mode (SMM), and Direct Memory Access (DMA) from peripherals.

Within PRM, there’s a structure called the Enclave Page Cache (EPC), consisting of 4 KB pages that store the actual code and data of enclaves. System software, which is not fully trusted, is responsible for assigning these pages to enclaves, but the CPU ensures through the Enclave Page Cache Metadata (EPCM) that each page is only associated with a single enclave.

The SGX framework aims to enable secure remote computation by allowing users to run security-sensitive applications on a remote computer, potentially operated by an untrusted party, with integrity and confidentiality guarantees. Users can safely upload encrypted data and code for processing in a secure enclave, with the knowledge that the enclave is protected against tampering or unauthorized access, even from the host system’s privileged software.

- **AMD SEV:** AMD’s Secure Encrypted Virtualization (SEV) is a hardware feature designed to encrypt the memory of virtual machines (VMs), aiming to protect the memory contents against unauthorized access, even from privileged software like hypervisors.

From the paper by Mofrad et al.[23], SEV is built upon AMD’s Memory Encryption Technology, which employs a dedicated AES engine within the system on a chip (SoC) to encrypt and decrypt memory pages on the fly, without noticeable

performance impact to the user.

Each VM under SEV has its own unique encryption key, which is managed by the AMD Secure Processor, an ARM Cortex-A5 core within the SoC. This ensures that even if one VM's security is compromised, the others remain protected due to the use of separate keys.

SEV aims to protect against both direct memory attacks (such as cold-boot attacks) and indirect attacks that exploit the hypervisor (such as side-channel attacks).

Unlike Intel SGX, which provides memory integrity protection, AMD SEV does not protect the integrity of the encrypted VM memory. However, the use of AMD's secure processor to manage encryption keys keeps these keys out of the reach of the hypervisor or any other privileged code on the host.

While SEV provides robust protection against many types of attacks, it does not completely eliminate the risk of security breaches. For example, side-channel attacks and other sophisticated exploits remain a concern.

AMD has responded to security vulnerabilities with firmware updates, indicating that while SEV provides a significant security advantage, it requires ongoing maintenance and updates to ensure the highest level of protection.

Side-channel Resistance: Side-channel resistance is crucial in cryptographic implementations to prevent leakage of sensitive information through unintended channels. Techniques such as constant-time programming and differential power analysis (DPA) resistance are pivotal to enhancing the security of cryptographic systems.

The primary defense against timing attacks is ensuring that operations execute in constant time. Timing attacks exploit the variable execution times of operations depending on secret values. Just like the OpenSSL 'memcmp' function[24].

```
1  int constant_time_memcmp(const void* a, const void* b, size_t size)
   ↪  {
2      const unsigned char* _a = (const unsigned char*)a;
3      const unsigned char* _b = (const unsigned char*)b;
4      unsigned char result = 0;
5      for (size_t i = 0; i < size; i++) {
6          result |= _a[i] ^ _b[i];
7      }
8      return result == 0;
9  }
```

Listing 2.8: Simplified constant-time comparison function in C for understanding.

DPA attacks involve analyzing power consumption patterns during cryptographic operations to infer secret keys. Countermeasures include balancing power consumption across different operations and using randomization techniques to mask the power signature. Cryptographic algorithms can be modified to exhibit uniform power consumption, or additional circuitry can be integrated to disguise the actual power use patterns. Modern cryptographic modules integrate side-channel resistant features, including noise generators and dual-rail logic, to obscure the relationship between the cryptographic operations and the physical emissions like power or electromagnetic signals. Dedicated hardware elements, such as Hardware Security Modules (HSMs) or Trusted Platform Modules (TPMs), often include designs that inherently resist side-channel attacks, thereby safeguarding the cryptographic processes they handle.

2.3.2 Reactive Strategies

Firmware and Software Updates: Patching vulnerabilities is a common approach to mitigate discovered flaws. This includes updates to:

- **Microcode** is a layer of low-level code that governs the behavior of the processor's hardware. It plays a crucial role in the functionality of CPUs by interpreting high-level machine instructions into sequences of low-level operations specific to the processor. When vulnerabilities are discovered within this layer, microcode updates are issued to mitigate these issues.[25]

One notable example of microcode being used to address a significant vulnerability is in the mitigation of the Spectre and Meltdown vulnerabilities. These vulnerabilities exploit critical flaws in modern processors, allowing malicious programs to steal data being processed on the computer. Manufacturers like Intel released microcode updates to reduce the risk of these vulnerabilities, although sometimes at the cost of degraded system performance [26]

- **Device Firmware** refers to the fixed, often proprietary software that provides the necessary instructions for how a device operates. This can include everything from the basic operating system of an embedded device, like a network router or a smart thermostat, to the BIOS/UEFI firmware of a personal computer.[27]

Updating device firmware can enhance the security of peripherals and embedded systems by patching vulnerabilities as they are discovered. A well-known case involved the exploitation of vulnerabilities in the firmware of wireless routers. Manufacturers regularly release firmware updates to patch these security holes and add new features or improvements.

Hardware Recalls and Replacements: In cases where software cannot fully mitigate a vulnerability, hardware modifications or recalls may be necessary.

- **TPM Recalls:** The Trusted Platform Module (TPM) is designed to secure hardware through integrated cryptographic keys. When a vulnerability was discovered in Infineon TPMs, it was found that the RSA keys generated by these modules were not as secure as expected, making them susceptible to cryptographic attacks. This led to a recall and hardware fix to replace the vulnerable TPMs, highlighting a scenario where firmware updates alone were insufficient to secure the hardware.[citeInfineonRSAKey2021](#)

Isolation and Virtualization: Employing hardware and software techniques to isolate potentially vulnerable components or sensitive operations from the rest of the system.

- **Virtualization-Based Security (VBS):** Uses hardware Virtualization-Based Security (VBS) leverages hardware virtualization features to create isolated secure regions of memory away from the normal operating system. This can protect sensitive data and operations even if the operating system is compromised. An example of VBS in action is Microsoft’s use of it in Windows Defender Credential Guard, which isolates secrets so that only privileged system software can access them, thus protecting against pass-the-hash or pass-the-ticket types of attacks.[\[28\]](#)

2.4 Current Challenges in Hardware Security

Complexity and Integration Every day, hardware devices become more integrated and complicated, expanding the potential for security flaws. Today’s hardware, like System on Chips (SoCs) in smartphones or IoT devices, integrates numerous functionalities such as processors, memory, and connectivity options into single chips. This high level of integration raises the risk of cross-component vulnerabilities.

Spectre and Meltdown vulnerabilities are a good example of this, that exploit critical issues in modern processors. These vulnerabilities essentially leverage the complexity of speculative execution—a feature designed to enhance CPU performance—to allow an attacker to access sensitive data. The risk was amplified because these processors are used across a wide array of devices, illustrating how integration and complexity can expose multiple systems to a single point of failure.[\[10\]](#)

Scaling of Preemptive Measures As hardware technologies evolve, scaling preemptive security measures becomes a formidable challenge. Each new generation of hardware not only needs to incorporate defenses against known threats but must also be designed with the foresight to handle emerging vulnerabilities. This involves a delicate balance of performance, security, and power consumption considerations.

For instance, Trusted Execution Environments (TEEs) like ARM’s TrustZone are designed to offer a secure area of the main processor to run sensitive code in isolation from

the main operating system. As hardware evolves, these environments need continuous updates to mitigate new kinds of attacks, which might include sophisticated malware that can breach isolated environments.[29]

Post-Quantum Cryptography The emergence of quantum computing presents a potential threat to current cryptographic standards, which could undermine the security of communications and data protection. This drives the need for post-quantum cryptography (PQC), which involves developing cryptographic systems that are secure against both quantum and classical computers and can be integrated into existing communications protocols and hardware.

The National Institute of Standards and Technology (NIST) has been actively working on standardizing post-quantum cryptographic algorithms. This effort is critical as it anticipates the quantum threat to ensure the long-term security of public key encryption, digital signatures, and key establishment protocols in hardware.[30]

Reactive Strategy Limitations Hardware’s inherent inflexibility makes it challenging to address vulnerabilities through reactive measures post-production. Unlike software, which can often be patched with updates, hardware may require physical replacements or recalls if a critical vulnerability is discovered. This approach is not only costly but also logistically challenging.

A notable case is the Infineon TPM recall, like we talked about before, where the hardware-based security tool had to be physically replaced due to vulnerabilities in key generation. This situation underscores the high stakes and costs involved in reactive strategies for managing hardware security vulnerabilities.

2.4.1 Future Research Directions

Advanced Materials and Fabrication Techniques Exploring advanced materials and new fabrication techniques offers promising avenues for enhancing hardware security. Materials like graphene, known for its exceptional strength and electrical conductivity, could potentially be used to develop hardware that is inherently resistant to tampering and offers improved electromagnetic shielding.

Research in nanoscale fabrication techniques might also enable the creation of hardware components that are smaller, faster, and more energy-efficient, while also being more difficult to physically tamper with or reverse engineer. For example, using three-dimensional integrated circuits (3D ICs) can enhance device performance and security by vertically stacking and interconnecting multiple layers of components.[31, 32]

AI and Machine Learning for Security Integrating artificial intelligence (AI) and machine learning (ML) directly into hardware can provide dynamic and adaptive

security measures. AI-driven systems could be designed to detect and respond to security breaches in real-time by learning from ongoing attacks and adapting to prevent similar vulnerabilities in the future.

Google’s Titan M security chip, for instance, incorporates machine learning to detect patterns indicative of external tampering attempts. This chip secures the bootloader and critical security parameters at the hardware level, illustrating how integrating AI can enhance the security of hardware devices against sophisticated threats.

Homomorphic Encryption Hardware Homomorphic encryption allows computations to be carried out on encrypted data, returning an encrypted result that, when decrypted, matches the result of operations performed on the plaintext. Developing specialized hardware that supports homomorphic encryption operations natively can revolutionize data privacy by enabling secure computation on encrypted data without ever needing decryption.

This technology is particularly crucial for cloud computing, where sensitive data can be processed without exposing it to cloud providers or other potential vulnerabilities. Research into efficient, scalable hardware solutions for homomorphic encryption is essential for the practical deployment of privacy-preserving computation in real-world applications.[\[33\]](#)

Secure Hardware Lifecycle Management The entire lifecycle of hardware, from design and manufacturing through to decommissioning, needs to be secured to prevent any potential security breaches. This includes secure supply chain practices, reliable firmware updates, and methods for safely decommissioning and recycling hardware without risking data leakage.

An example of a comprehensive approach to this is Secure Device Lifecycle Management (SDLM), which encompasses secure provisioning, ongoing maintenance updates, and secure end-of-life processes. Ensuring that hardware remains secure throughout its operational lifetime and beyond is vital to preventing long-term vulnerabilities.

2.5 Conclusion: Navigating the Landscape of Hardware Security

Hardware security is an increasingly critical domain within the broader field of cybersecurity, underscored by the myriad vulnerabilities, sophisticated attack vectors, and the dynamic nature of threats that modern computing systems face. From physical vulnerabilities like cold boot attacks to advanced exploitation techniques such as side-channel attacks and fault injection, the diversity and sophistication of threats necessitate a

robust and multifaceted response.

Mitigating hardware vulnerabilities requires a strategic blend of preemptive and reactive measures. Preemptive strategies involve secure hardware design from the ground up, incorporating hardware-assisted security features, and robust cryptographic implementations to ward off potential threats. Reactive measures, although challenging due to the inherent rigidity of hardware, play a critical role in addressing vulnerabilities that surface after hardware deployment. These may include firmware updates, hardware modifications, or even recalls and replacements in cases where software solutions are insufficient.

The ongoing discovery of critical vulnerabilities, such as Rowhammer, Spectre, and Meltdown, highlights the continuous need for vigilance and innovation in the field of hardware security. These vulnerabilities have not only shown the potential for widespread impact across multiple platforms but also the necessity for a proactive approach in hardware security practices.

As technology evolves, so too does the complexity of the hardware that powers it. This progression demands that future research and development in hardware security not only keep pace with current technological advances but also anticipate future challenges. Innovations such as the integration of advanced materials, the application of AI and machine learning in security mechanisms, development of homomorphic encryption hardware, and comprehensive secure hardware lifecycle management are essential.

Ultimately, ensuring the security of hardware is fundamental to protecting the integrity and confidentiality of entire computing systems. It supports the safe execution of applications and the protection of data, serving as the cornerstone of trust and reliability in technology. As we look to the future, the field of hardware security must continue to evolve, adapting to new threats and leveraging innovative technologies to safeguard against both known and unknown vulnerabilities. This ongoing commitment to enhancing hardware security is crucial for maintaining the confidence and trust of users and industries that depend on these technologies.

Chapter 3

The Nintendo Switch and the Fusee Gelee Exploit

quote

author

3.1 Nintendo Switch Security Overview

3.1.1 Security Architecture of the Nintendo Switch

The Nintendo Switch, a popular gaming console, employs a multi-layered security architecture designed to protect both the hardware and software from unauthorized access and tampering. Central to this architecture is the use of a secure boot process, which ensures that only authenticated firmware and software can be executed on the device. The console utilizes several security mechanisms including ARM TrustZone, a security co-processor, and a microkernel with a modular, minimally-privileged architecture.

3.1.2 The Role of Boot ROM and Secure Boot Process

The Boot ROM is an essential component of the Switch's security architecture. It contains the initial code that is executed when the console is powered on. This code performs the critical task of verifying the integrity and authenticity of the subsequent stages of the boot process through cryptographic checks. The secure boot process involves several steps:

- **ROM Code Execution:** The immutable Boot ROM code is executed first. This code is hardwired into the chip and cannot be modified post-manufacturing.
- **Verification of Bootloader:** The Boot ROM verifies the digital signature of the bootloader stored in non-volatile memory.

- **Loading and Executing Bootloader:** Upon successful verification, the bootloader is loaded into memory and executed, which in turn verifies and loads the operating system kernel.

This chain of trust is designed to prevent unauthorized code from running on the device, thereby protecting the system from low-level attacks.

3.2 Discovery of Fusee Gelee Exploit

3.2.1 Technical Specifics of the Vulnerability

The Fusee Gelee exploit, discovered by the hacking team ReSwitched, leverages a critical vulnerability in the Nvidia Tegra X1 chip used in the Nintendo Switch. The exploit targets a flaw in the USB recovery mode of the Tegra chip. Specifically, the vulnerability arises from an unchecked buffer during the handling of USB control transfers in the Boot ROM code[34][35].

When a device enters USB recovery mode, it expects a specific sequence of USB packets. The vulnerability is triggered by sending an oversized control transfer, which overflows a buffer in the Boot ROM, allowing the attacker to execute arbitrary code. This type of vulnerability is known as a buffer overflow attack[36].

```

1      // If this is a warmboot (from "sleep"), restore the saved state
      ↪ from RAM.
2      if (read_scratch0_bit(1)) {
3          restore_warmboot_image(&load_addr);
4      }
5      // Otherwise, bootstrap the processor.
6      else
7      {
8          // Allow recovery mode to be forced by a PMC scratch bit or
          ↪ physical straps.
9          force_recovery = check_for_rcm_straps() || read_scratch0_bit(2);
10
11         // Determine whether to use USB2 or USB3 for RCM.
12         determine_rcm_usb_version(&usb_version);
13         usb_ops = set_up_usb_ops(usb_version);
14         usb_ops->initialize();
15
16         // If we're not forcing recovery, attempt to load an image from
          ↪ boot media.
17         if (!force_recovery)

```

```

18     {
19         // If we succeeded, don't fall back into recovery mode.
20         if (read_boot_configuration_and_images(&load_addr) == SUCCESS)
21             ↪ {
22                 goto boot_complete;
23             }
24
25         // In all other conditions
26         if (read_boot_images_via_usb_rcm(<snip>, &load_addr) != SUCCESS)
27             ↪ {
28                 /* load address is poisoned here */
29             }
30
31     boot_complete:
32         /* apply lock-outs, and boot the program at address load_address
33         ↪ */

```

Listing 3.1: Tegra boot process approximation from[35]

3.2.2 Exploitation Mechanism

The exploitation process involves several steps:

- **Initiating Recovery Mode:** The attacker forces the Switch into USB recovery mode by shorting specific pins on the right Joy-Con connector, which triggers the device to await USB communication.
- **Sending Malicious USB Payload:** A specially crafted USB payload is sent to the device. This payload is designed to overflow the buffer and overwrite critical memory regions.
- **Executing Arbitrary Code:** The overwritten memory regions include the instruction pointer, which is redirected to execute the attacker's payload. This payload typically includes a custom bootloader or code to bypass security checks.




Figure 3.1: Tegra X1 Boot ROM Buffer Overflow Exploit diagram from[35]

The execution of arbitrary code at such an early stage of the boot process effectively allows the attacker full control over the device, bypassing all subsequent security measures[35].

3.3 Implications of the Exploit

3.3.1 Broader Implications within Hardware Security

The Fusee Gelee exploit has significant implications for hardware security, highlighting several key challenges. First, **inherent vulnerabilities in hardware** present a significant challenge because, unlike software, these flaws cannot be easily patched after the manufacturing process. The discovery of a critical vulnerability in a component like the Boot ROM highlights the necessity for rigorous security testing during the hardware design phase. Addressing hardware vulnerabilities is particularly difficult; once identified, remediation often requires physical modifications to the device or complete hardware revisions. Software patches alone are inadequate since they cannot alter the immutable Boot ROM code. The impact of such vulnerabilities is far-reaching, as illustrated by the Fusee Gelee exploit, which affects not only the Nintendo Switch but also other devices utilizing the same Tegra X1 chip. This example demonstrates how a single hardware flaw can have extensive consequences across various products and industries.

3.3.2 Challenges in Addressing Embedded Hardware Vulnerabilities

According to Bittner et al. (2021), the vulnerability exploited by Fusee Gelee is a prime example of the forgotten threat of voltage glitching. The exploit not only leverages software vulnerabilities but also takes advantage of hardware-level security flaws. Voltage glitching attacks can manipulate the physical parameters of the hardware to induce faults, which can then be exploited to bypass security mechanisms[19]. This method emphasizes the importance of considering physical security measures alongside traditional software protections when designing secure systems.

Addressing embedded hardware vulnerabilities involves several significant challenges.

Detection and disclosure of such vulnerabilities require specialized knowledge and tools. It is crucial to follow responsible disclosure practices to prevent malicious exploitation while allowing manufacturers the necessary time to develop countermeasures. Implementing fixes for already deployed devices is both complex and costly. Hardware manufacturers must balance the need for security with the practicalities of providing hardware revisions or replacements to users. Future hardware designs must incorporate security from the ground up, utilizing principles like secure enclaves and hardware-based roots of trust to minimize the risk of similar vulnerabilities. The Fusee Gelee exploit serves as a stark reminder of the importance of proactive security measures in hardware design and the ongoing vigilance required to protect against evolving threats.

Chapter 4

Methodology and Practical Analysis of the Fusee Gelee Exploit

quote

author

4.1 Research Approach

In this chapter we'll start with the Methodology on how to get past the securities of the Nintendo Switch, and the Fusee Gelee exploit. This will help gather insights into current knowledge, identify gaps, and understand the significance of the Fusee Gelee exploit.

4.1.1 Technical Analysis

The technical analysis involves a detailed examination of the Fusee Gelee exploit. This includes studying the specifics of the vulnerability, understanding the exploitation process, and analyzing the implications. Documentation and code analysis are critical for a deep understanding of the exploit and its impact on the Nintendo Switch's security.

4.1.2 Experimentation

Practical experimentation is conducted to replicate and analyze the Fusee Gelee exploit using the methods detailed on the Switch Guide. This involves setting up a controlled environment to safely execute the exploit on a Nintendo Switch device, validating theoretical findings, observing the exploit, and gathering empirical data on its effects.

4.2 Experimental Setup and Execution

4.2.1 Tools and Materials

The experimental setup requires specific tools and materials, including:

- A Nintendo Switch device vulnerable to the Fusee Gelee exploit.
- A computer with USB connectivity to interface with the Switch.
- Software tools for sending the malicious USB payloads, such as TegraRcmGUI.
- An RCM jig to force the Switch into recovery mode.

4.2.2 Procedures

The procedures for executing the Fusee Gelee exploit are detailed as follows:

- **Preparing the Device:** The Switch is prepared by entering Recovery Mode (RCM). This is achieved using an RCM jig, a simple tool that connects specific pins on the Joy-Con connector. The 3D model for the RCM jig can be found on Makerworld[\[37\]](#).



Figure 4.1: RCM Jig




Figure 4.2: RCM Jig 3D Model

- **Connecting to the Computer:** The Switch is connected to the computer via USB. TegraRcmGUI is used to send the exploit payloads.




Figure 4.3: No RCM Detected




Figure 4.4: RCM Detected




Figure 4.5: Payload Sent

- **Sending the Payloads:** Two payloads are required. The first payload (Tegra Explorer) is used to partition the SD card so we can create the necessary partitions to run the emulated system without losing the stock one. The second payload, Hekate, contains the bootloader and the custom firmware.

4.3 Analysis

4.3.1 Results Interpretation

The results from the practical experimentation provide valuable insights into the effectiveness and impact of the Fusee Gelee exploit. One of the key findings is the validation of the exploit's capability to bypass the secure boot process. This validation is crucial as it demonstrates that the exploit can successfully subvert the intended security mechanisms of the Nintendo Switch, allowing for arbitrary code execution. By confirming this aspect, the experiment highlights the fundamental vulnerability within the Tegra X1 chip's Boot ROM.




Figure 4.6: Nintendo Switch Running Tegra Explorer

4.3.2 Discussion of Significance

The significance of the findings from the Fusee Gelee exploit extends beyond the immediate technical details, impacting broader hardware security concerns (like other devices using the same chip). One major implication for device security is the clear demonstration of how a single vulnerability in a critical component like the Boot ROM can undermine the entire security architecture of a device. This highlights the need for rigorous security measures and thorough testing during the hardware design phase to prevent such vulnerabilities from being embedded in the final product.

From this analysis, several lessons can be drawn for hardware manufacturers. Firstly, the importance of thorough security testing is paramount. Manufacturers must ensure that every component, especially those involved in the secure boot process, is rigorously tested for vulnerabilities. This involves not only initial testing but also ongoing assessments as new threats emerge. Secondly, the findings underscore the need for robust mitigation strategies. Once a vulnerability is discovered, manufacturers must be prepared to implement comprehensive measures to address it, which may include hardware revisions, software updates, and in some cases, recall or replacement of affected devices.

In conclusion, the Fusee Gelee exploit serves as a critical case study in the field of hardware security. It exemplifies the challenges associated with detecting and mitigating hardware vulnerabilities and underscores the importance of proactive security measures. The insights gained from this analysis provide valuable guidance for improving the security of future hardware designs, ensuring that devices are resilient against similar threats.

Chapter 5

Nintendo's Response and Industry Implications

quote

author

5.1 Mitigation Efforts

5.1.1 Hardware Revisions

In response to the Fusee Gelee exploit, Nintendo undertook several significant hardware revisions to mitigate the vulnerability. The primary strategy involved modifying the Boot ROM code in newer models of the Nintendo Switch. This entailed introducing an updated version of the Tegra X1 chip, known as the "Mariko" chip.[\[38\]](#) The Mariko chip features a corrected Boot ROM that addresses the buffer overflow vulnerability exploited by Fusee Gelee. Consequently, Nintendo released new hardware models incorporating this updated Tegra X1 chip, such as the Switch Lite and the revised standard Switch. These models are immune to the specific Fusee Gelee exploit, as the vulnerability in the Boot ROM has been patched.

5.1.2 Software Updates

Nintendo also implemented software updates to enhance the overall security of the system and address potential vulnerabilities. Regular firmware updates were deployed to improve the security features of the Switch operating system, including fixes for known software vulnerabilities and enhancements to the system's security architecture. These updates introduced improved cryptographic checks and integrity verification processes to strengthen the console's defenses against unauthorized access.

5.2 Effectiveness and Critique

5.2.1 Evaluation of Hardware Revisions

The hardware revisions implemented by Nintendo have proven effective in mitigating the specific vulnerability exploited by Fusee Gelee. The introduction of the Mariko chip and the release of new hardware models have successfully prevented this exploit from being executed on these devices. However, this approach has certain limitations. Firstly, requiring consumers to purchase new hardware to benefit from these security improvements imposes a financial burden, which may not be feasible for all users. Secondly, older models of the Switch remain vulnerable to the exploit, posing a continued security risk for users who have not upgraded their hardware.

Even though the Boot ROM vulnerability has been addressed in the Mariko chip, the new consoles are still susceptible to hacking, albeit through more complex methods. Other potential hardware vulnerabilities exist in different components of the Switch. These vulnerabilities require a more sophisticated attack vector to exploit, often involving additional tools such as a Raspberry Pi and soldering equipment. This increased complexity raises the barrier to entry for potential hackers but does not entirely eliminate the risk.[39]




Figure 5.1: Hacking the latest Nintendo Switch models using the Picofly board[40]

5.2.2 Critique of Software Updates

While software updates play a crucial role in enhancing security, they have inherent limitations in addressing hardware vulnerabilities. The effectiveness of software updates relies heavily on user compliance; users who neglect to update their devices remain vulnerable to known exploits. Furthermore, software patches alone cannot fix vulnerabilities embedded in immutable hardware components like the Boot ROM.

5.2.3 Overall Impact on Security Posture

Despite these limitations, Nintendo's combined approach of hardware revisions and software updates has significantly improved the security posture of the Nintendo Switch. By addressing both immediate vulnerabilities and enhancing overall system security, Nintendo has demonstrated a proactive stance in managing hardware security risks. However, the ongoing challenge of maintaining security in the face of evolving threats underscores the need for continuous vigilance and robust security practices in the design and maintenance of hardware systems.

Chapter 6

Alternative Mitigation Strategies

quote

author

Nintendo's response to the Fusee Gelee exploit, involving both hardware revisions and software updates, has been largely effective in mitigating the immediate vulnerability. The introduction of the Mariko chip with a corrected Boot ROM and the release of new hardware models have addressed the specific buffer overflow issue exploited by Fusee Gelee. However, these measures have limitations, particularly in terms of financial accessibility for users and the residual vulnerability of older Switch models. Additionally, even the new consoles, while more secure, remain susceptible to hacking through more complex methods requiring advanced tools and techniques

6.1 Proposed Solutions

To further enhance the security of hardware like the Nintendo Switch, additional strategies beyond those implemented by Nintendo could be considered. These strategies aim to provide more comprehensive protection but come with their own set of drawbacks.

6.1.1 Hardware-Level Solutions

Secure Enclave Integration

One effective method for enhancing hardware security is the integration of secure enclaves. Secure enclaves are isolated execution environments within the processor that perform sensitive operations, such as cryptographic key storage and execution of critical code, in a protected manner.[\[41\]](#)




Figure 6.1: Secure Enclave Architecture from [42]

Advantages

- **Enhanced Security:** Secure enclaves provide robust protection against a wide range of attacks, including those targeting the Boot ROM and other critical components.
- **Root of Trust:** They establish a hardware-based root of trust, ensuring that even if other parts of the hardware are compromised, sensitive operations remain secure.

Drawbacks

- **Increased Cost:** Integrating secure enclaves into the hardware design significantly increases manufacturing costs.

- **Complexity:** It adds complexity to the hardware design and development process, potentially leading to longer development cycles and higher production costs

Redundant Security Mechanisms

Incorporating redundant security mechanisms[43] can provide multiple layers of defense against hardware vulnerabilities. For example, dual verification processes during the boot sequence, where both the Boot ROM and a secondary chip verify each other's integrity, can enhance security.

Advantages

Increased Reliability: Multiple layers of verification reduce the likelihood of successful exploitation. **Fault Tolerance:** Redundant systems provide a fallback in case one security measure is compromised.

Drawbacks

- **Design Complexity:** Implementing redundant mechanisms increases the complexity of the hardware design.
- **Cost and Power Consumption:** Additional components and verification processes can increase both the cost and power consumption of the device.




Figure 6.2: Redundant Security Mechanisms in Boot Sequence

In conclusion, while Nintendo's response to the Fusee Gelee exploit has been effective to a large extent, further enhancements could be made by adopting advanced hardware. These measures, however, come with significant drawbacks, highlighting the inherent challenges in achieving complete security in consumer hardware devices. Future hardware designs must balance these trade-offs to ensure robust security while maintaining cost-effectiveness and performance.

Bibliography

- [1] Kyle Orland. *The “Unpatchable” Exploit That Makes Every Current Nintendo Switch Hackable [Updated]*. <https://arstechnica.com/gaming/2018/04/the-unpatchable-exploit-that-makes-every-current-nintendo-switch-hackable/>. Apr. 2018. (Visited on 03/07/2024).
- [2] “Radiation Hardening”. In: *Wikipedia* (Feb. 2024). (Visited on 04/15/2024).
- [3] “Digital Rights Management”. In: *Wikipedia* (Mar. 2024). (Visited on 04/15/2024).
- [4] “Row Hammer”. In: *Wikipedia* (Mar. 2024). (Visited on 04/17/2024).
- [5] Yoongu Kim et al. “Flipping Bits in Memory without Accessing Them: An Experimental Study of DRAM Disturbance Errors”. In: *2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)*. Minneapolis, MN, USA: IEEE, June 2014, pp. 361–372. ISBN: 978-1-4799-4394-4 978-1-4799-4396-8. DOI: [10.1109/ISCA.2014.6853210](https://doi.org/10.1109/ISCA.2014.6853210). (Visited on 04/10/2024).
- [6] “Spectre (Security Vulnerability)”. In: *Wikipedia* (Apr. 2024). (Visited on 04/15/2024).
- [7] “Meltdown (Security Vulnerability)”. In: *Wikipedia* (Mar. 2024). (Visited on 04/15/2024).
- [8] Butler Lampson. “Lazy and Speculative Execution in Computer Systems”. In: *Principles of Distributed Systems*. Ed. by Mariam Momenzadeh Alexander A. Shvartsman. Berlin, Heidelberg: Springer, 2006, pp. 1–2. ISBN: 978-3-540-49991-6. DOI: [10.1007/11945529_1](https://doi.org/10.1007/11945529_1).
- [9] P. Raghavan, H. Shachnai, and M. Yaniv. “Dynamic Schemes for Speculative Execution of Code”. In: *Proceedings. Sixth International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (Cat. No.98TB100247)*. July 1998, pp. 309–314. DOI: [10.1109/MASCOT.1998.693711](https://doi.org/10.1109/MASCOT.1998.693711). (Visited on 04/17/2024).
- [10] Paul Kocher et al. *Spectre Attacks: Exploiting Speculative Execution*. <https://arxiv.org/abs/1801.01203v1>. Jan. 2018. (Visited on 03/07/2024).
- [11] Moritz Lipp et al. *Meltdown*. <https://arxiv.org/abs/1801.01207v1>. Jan. 2018. (Visited on 03/07/2024).

- [12] J. Alex Halderman et al. “Lest We Remember: Cold-Boot Attacks on Encryption Keys”. In: *Communications of the ACM* 52.5 (May 2009), pp. 91–98. ISSN: 0001-0782, 1557-7317. DOI: [10.1145/1506409.1506429](https://doi.org/10.1145/1506409.1506429). (Visited on 04/10/2024).
- [13] David Kushner. “The Real Story of Stuxnet”. In: *IEEE Spectrum* 50.3 (Mar. 2013), pp. 48–53. ISSN: 1939-9340. DOI: [10.1109/MSPEC.2013.6471059](https://doi.org/10.1109/MSPEC.2013.6471059). (Visited on 04/17/2024).
- [14] Liam O. Murchu Nicolas Falliere. *W32 Stuxnet Dossier*. (Visited on 04/17/2024).
- [15] Paul C. Kocher. “Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems”. In: *Advances in Cryptology — CRYPTO ’96*. Ed. by Neal Koblitz. Berlin, Heidelberg: Springer, 1996, pp. 104–113. ISBN: 978-3-540-68697-2. DOI: [10.1007/3-540-68697-5_9](https://doi.org/10.1007/3-540-68697-5_9).
- [16] Paul Kocher, Joshua Jaffe, and Benjamin Jun. “Differential Power Analysis”. In: *Advances in Cryptology — CRYPTO’ 99*. Ed. by Michael Wiener. Berlin, Heidelberg: Springer, 1999, pp. 388–397. ISBN: 978-3-540-48405-9. DOI: [10.1007/3-540-48405-1_25](https://doi.org/10.1007/3-540-48405-1_25).
- [17] Hagai Bar-El et al. *The Sorcerer’s Apprentice Guide to Fault Attacks*. 2004. (Visited on 04/17/2024).
- [18] Amir Moradi et al. “On the Vulnerability of FPGA Bitstream Encryption against Power Analysis Attacks: Extracting Keys from Xilinx Virtex-II FPGAs”. In: *Proceedings of the 18th ACM Conference on Computer and Communications Security*. CCS ’11. New York, NY, USA: Association for Computing Machinery, Oct. 2011, pp. 111–124. ISBN: 978-1-4503-0948-6. DOI: [10.1145/2046707.2046722](https://doi.org/10.1145/2046707.2046722). (Visited on 04/10/2024).
- [19] Otto Bittner et al. *The Forgotten Threat of Voltage Glitching: A Case Study on Nvidia Tegra X2 SoCs*. Aug. 2021. arXiv: [2108.06131](https://arxiv.org/abs/2108.06131) [cs]. (Visited on 04/15/2024).
- [20] Shahin Tajik et al. “Physical Characterization of Arbiter PUFs”. In: *Cryptographic Hardware and Embedded Systems – CHES 2014*. Ed. by Lejla Batina and Matthew Robshaw. Berlin, Heidelberg: Springer, 2014, pp. 493–509. ISBN: 978-3-662-44709-3. DOI: [10.1007/978-3-662-44709-3_27](https://doi.org/10.1007/978-3-662-44709-3_27).
- [21] Abhranil Maiti et al. “A Large Scale Characterization of RO-PUF”. In: *2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)*. June 2010, pp. 94–99. DOI: [10.1109/HST.2010.5513108](https://doi.org/10.1109/HST.2010.5513108). (Visited on 04/10/2024).
- [22] Victor Costan and Srinivas Devadas. *Intel SGX Explained*. 2016. (Visited on 04/10/2024).

- [23] Saeid Mofrad et al. “A Comparison Study of Intel SGX and AMD Memory Encryption Technology”. In: *Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy*. Los Angeles California: ACM, June 2018, pp. 1–8. ISBN: 978-1-4503-6500-0. DOI: [10.1145/3214292.3214301](https://doi.org/10.1145/3214292.3214301). (Visited on 04/15/2024).
- [24] */Docs/Man1.1.1/Man3/CRYPTO_memcmp.Html*. <https://www.openssl.org/docs/man1.1.1/man3> (Visited on 04/10/2024).
- [25] Allen Kent and James G. Williams. *Encyclopedia of Computer Science and Technology: Volume 28 - Supplement 13: AerosPate Applications of Artificial Intelligence to Tree Structures*. CRC Press, Apr. 1993. ISBN: 978-0-8247-2281-4.
- [26] Steven Burke. *Intel Unleashes ‘Comprehensive’ Threat Mitigation Response To Spectre And Meltdown Security Vulnerabilities — CRN*. <https://www.crn.com/news/security/300097426/intel-unleashes-comprehensive-threat-mitigation-response-to-spectre-and-meltdown-security-vulnerabilities>. (Visited on 04/10/2024).
- [27] *What is firmware?* Jan. 2013. (Visited on 04/17/2024).
- [28] vinaypamnani-msft. *Windows Defender Application Control and Virtualization-Based Code Integrity - Windows Security*. <https://learn.microsoft.com/en-us/windows/security/application-security/application-control/introduction-to-device-guard-virtualization-based-security-and-windows-defender-application-control>. Mar. 2024. (Visited on 04/10/2024).
- [29] Bernard Ngabonziza et al. “TrustZone Explained: Architectural Features and Use Cases”. In: *2016 IEEE 2nd International Conference on Collaboration and Internet Computing (CIC)*. Nov. 2016, pp. 445–451. DOI: [10.1109/CIC.2016.065](https://doi.org/10.1109/CIC.2016.065). (Visited on 04/17/2024).
- [30] Information Technology Laboratory Computer Security Division. *Post-Quantum Cryptography — CSRC — CSRC*. <https://csrc.nist.gov/projects/post-quantum-cryptography>. Jan. 2017. (Visited on 04/10/2024).
- [31] *Graphene: Strong yet Lightweight Row Hammer Protection — IEEE Conference Publication — IEEE Xplore*. <https://ieeexplore.ieee.org/abstract/document/9251863>. (Visited on 04/17/2024).
- [32] Nima Kavand et al. “Securing Hardware through Reconfigurable Nano-Structures”. In: *Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design*. ICCAD ’22. New York, NY, USA: Association for Computing Machinery, Dec. 2022, pp. 1–7. ISBN: 978-1-4503-9217-4. DOI: [10.1145/3508352.3561116](https://doi.org/10.1145/3508352.3561116). (Visited on 04/17/2024).
- [33] Craig Gentry. “A FULLY HOMOMORPHIC ENCRYPTION SCHEME”. In: ().

- [34] Gauvain Tanguy Henri Gabriel Isidore Roussel-Tarbouriech et al. *Methodically Defeating Nintendo Switch Security*. June 2019. DOI: [10.48550/arXiv.1905.07643](https://doi.org/10.48550/arXiv.1905.07643). arXiv: [1905.07643 \[cs\]](https://arxiv.org/abs/1905.07643). (Visited on 02/23/2024).
- [35] *Wayback Machine*. <https://web.archive.org/web/20191204111041/https://misc.ktemkin.com/fusee> Dec. 2019. (Visited on 03/06/2024).
- [36] “Buffer Overflow”. In: *Wikipedia* (Mar. 2024). (Visited on 05/27/2024).
- [37] *Nintendo Switch Jig for RCM Loading by J3n50m4t*. <https://makerworld.com/en/models/33199?from=search#profileId-30020>. (Visited on 05/27/2024).
- [38] *Switch System Flaws - Nintendo Switch Brew*. https://switchbrew.org/wiki/Switch_System_Flaws#Hardware. (Visited on 03/07/2024).
- [39] wololo. *How to Hack Your Nintendo Switch, 2023 Edition: Picofly, HWFLY, RCM, OLED, Unpatched vs Patched... Trying to Clear It up for You*. <https://wololo.net/2023/04/10/how-to-hack-your-nintendo-switch-2023-edition-picofly-hwfly-rcm-oled-unpatched-vs-patched-trying-to-clear-it-up-for-you/>. Apr. 2023. (Visited on 03/27/2024).
- [40] *Picofly AIO Thread — GBAtemp.Net - The Independent Video Game Community*. <https://gbatemp.net/threads/picofly-aio-thread.628951/>. (Visited on 05/27/2024).
- [41] *Introduction to Hardware Security and Trust*. (Visited on 04/10/2024).
- [42] *Secure Enclave*. <https://support.apple.com/guide/security/secure-enclave-sec59b0b31ff/web>. (Visited on 05/27/2024).
- [43] “Redundancy (Engineering)”. In: *Wikipedia* (Dec. 2023). (Visited on 05/27/2024).