# Sys-Verilog Questions Review

Some Solutions to questions from ChipIO-Dev

## Counter



## Counter



#### Router



# Connect (wire)









Recursion or calling the same hardware segment repeatedly

Log2(**5**)

Minimum number of bits represent 5?

$$Min = 2$$

$$5 > 2^2$$
 (increment) \_\_\_\_ \_\_\_

Log2(**4**)

Minimum number of bits represent 5?

$$Min = 2$$

$$4 \not< 2^2$$
 (perfect)

## Log2 : Debug Results



# Second Largest





Count	0	1	2	3	4	
Data_In	DO	D1	D2	D3	D4	
2nd Largest	0	0	2	2	2	3

-, **2** 3, **2** 3, **2** 3, **2** 7, **3** 

## Rounded Division





Generate Logic Blocks



Gray code

Vertical Delay:)  $2^3 = 8cycle$   $2^2 = 4cycle$   $2^1 = 2cycle$   $2^0 = 1cycle$ 

$$2^3 = 8cycle$$

$$2^2 = 4cycle$$

$$2^1 = 2cycle$$

$$2^0 = 1$$
cycle

0	0	0	O
O	O	O	1
O	O	1	1
O	O	1	O
O	1	1	O



## Parralel In -Serial Out



#### Serial to Parallel



# Serial to Parallel (Simulation Concept)





Fibonacci



## Count Ones

Architecture Similar to Linked List Gen  $Din_0$ adderz  $wire_0$ equal\_width Gen  $Din_1$ Din adderz data\_width  $wire_1$  equal\_width  $wire_{15}$ Dout (i.e. Count) adderz equal\_width equal\_width = log2(data\_width)

#### Count Ones


```
[2025-10-21 23:50:16 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out index - 0 input - 3 n_ones - 2 index - 1 input - 5 n_ones - 2 index - 2 input - 8 n_ones - 1 testbench.sv:44: $finish called at 9 (1s)

Done
```


Gray Code to Binary (Width = 3)



# Trailing Ones




# StopWatch Timer









```
[2025-10-23 19:15:00 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
prev_button
              0] Button Press: reset[0] start[0] stop[0]
                                                           return -
prev_button Event
              1] Button Press: reset[0] start[0] stop[0]
                                                           return -
              2] Button Press: reset[0] start[1] stop[0]
                                                           return -
                 Button Press: reset[0] start[0] stop[0]
                                                           return -
              4] Button Press: reset[1] start[0] stop[0]
                                                           return -
              5] Button Press: reset[0] start[0] stop[0]
                                                           return -
              6] Button Press: reset[0] start[0] stop[0]
                                                           return -
              7] Button Press: reset[0] start[1] stop[1]
                                                           return -
              8] Button Press: reset[0] start[0] stop[0]
                                                           return -
              9] Button Press: reset[0] start[0] stop[0]
                                                           return -
           [ 10] Button Press: reset[0] start[1] stop[0]
                                                           return -
           [ 11] Button Press: reset[0] start[0] stop[0]
                                                           return -
           [ 12] Button Press: reset[1] start[1] stop[1]
                                                           return -
           [ 13] Button Press: reset[0] start[0] stop[0]
                                                           return -
           [ 14] Button Press: reset[0] start[1] stop[0]
                                                           return -
           [ 15] Button Press: reset[0] start[0] stop[1]
                                                           return -
           [ 16] Button Press: reset[0] start[0] stop[0]
                                                           return -
           [ 17] Button Press: reset[0] start[0] stop[0]
                                                           return -
           [ 18] Button Press: reset[0] start[0] stop[1]
                                                           return -
           [ 19] Button Press: reset[0] start[0] stop[0]
                                                           return -
           [ 20] Button Press: reset[0] start[1] stop[0]
                                                           return -
           [ 21] Button Press: reset[0] start[0] stop[0] return -
           [ 22] Button Press: reset[0] start[0] stop[0] return -
           [ 23] Button Press: reset[0] start[0] stop[0] return -
           testbench.sv:136: $finish called at 114000 (1ps)
           Done
```




Circuit from OLD grad school slides:). Might as well build it in SV



#### Sequence Detector



## Sequence Detector




FIFO FULL

Evaluations of sequence are valid


#### **Histo Amazon**

#### **Send Mechanism**





#### **Histo Amazon**

#### Receive Mechanism (Test Address)




#### **Divisible By Three**





#### **Palindrome**

Odd Data Width



== DataIn[mid:0]

Half\_Size\_Floored = 2

Even Data Width

RotateRight by mid → NOT →

Multiply by ones vector
Size = Half\_Size\_Floored

== DataIn[mid:0]

**Divide-By-Events** DIV2 (8 ns) period DIV4 (16ns) period 4ns period DIV6 (32 ns) period

## **Divide-By-Events Timing**

Testbench ResetN		\										
ResetN TestBench												
ResetN DUT												
DUT Div2				0	1	0	1	0	1			
DUT Div4	Dea Cvc	ssert Reset, Next le Deassert Go		0	1	1	0	1	1			
DUT Div6				0	1	1	1	O	O	0		
Go Testbench			V									
Go_z Testbench												
Go_zz Testbench						Capt	ure valid clo	ck data on <b>v</b>	alid_z and v	alid_zz		
Go_zzz Testbench												
Valid												
Valid_z												
Valid_zz												
Valid_zzz												

# Testbench Log


```
TARGETS [11011] [11110]
Input 00001 Response 0
Input 00010 Response 0
Input 01011 Response 0
Input 01011 Response 0
Input 10111 Response 0
Input 11111 Response 0
Input 11111 Response 0
Input 11111 Response 0
Input 11110 Response 1
Input 11101 Response 0
Input 11011 Response 0
Input 11012 Response 0
Input 11013 Response 0
Input 11014 Response 0
Input 11015 Response 0
Input 11016 Response 0
Input 11017 Response 0
Input 11018 Response 0
Input 11019 Response 0
```

#### **FizzBuzz**

12	11	10	9	8	7	6	5	4	3	2	1	O	Tick
2	1	O	4 —	_ 3	2	1	O	0 —	4	2	1	0 —	Fizz
0	<del>-</del> 2	1	0 —	_ 2	1	0 —	_ 2	1	0 -	2	1	0 —	Buzz

#### **FizzBuzz**

```
[2025-10-27 23:34:07 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
Time 0 fiss - 1. buzz - 1. fizzbuzz 1
Time 1 fiss - 0. buzz - 0. fizzbuzz 0
Time 2 fiss - 0. buzz - 0. fizzbuzz 0
Time 3 fiss - 1. buzz - 0. fizzbuzz 0
Time 4 fiss - 0. buzz - 0. fizzbuzz 0
Time 5 fiss - 0. buzz - 1. fizzbuzz 0
Time 6 fiss - 1. buzz - 0. fizzbuzz 0
Time 7 fiss - 0. buzz - 0. fizzbuzz 0
Time 8 fiss - 0. buzz - 0. fizzbuzz 0
Time 9 fiss - 1. buzz - 0. fizzbuzz 0
Time 10 fiss - 0. buzz - 1. fizzbuzz 0
Time 11 fiss - 0. buzz - 0. fizzbuzz 0
Time 12 fiss - 1. buzz - 0. fizzbuzz 0
Time 13 fiss - 0. buzz - 0. fizzbuzz 0
Time 14 fiss - 0. buzz - 0. fizzbuzz 0
Time 15 fiss - 1. buzz - 1. fizzbuzz 1
Time 16 fiss - 0. buzz - 0. fizzbuzz 0
Time 17 fiss - 0. buzz - 0. fizzbuzz 0
Time 18 fiss - 1. buzz - 0. fizzbuzz 0
Time 19 fiss - 0. buzz - 0. fizzbuzz 0
Time 20 fiss - 0. buzz - 1. fizzbuzz 0
Time 21 fiss - 1. buzz - 0. fizzbuzz 0
Time 22 fiss - 0. buzz - 0. fizzbuzz 0
Time 23 fiss - 0. buzz - 0. fizzbuzz 0
Time 24 fiss - 1. buzz - 0. fizzbuzz 0
Time 25 fiss - 0. buzz - 1. fizzbuzz 0
Time 26 fiss - 0. buzz - 0. fizzbuzz 0
Time 27 fiss - 1. buzz - 0. fizzbuzz 0
Time 28 fiss - 0. buzz - 0. fizzbuzz 0
Time 29 fiss - 0. buzz - 0. fizzbuzz 0
testbench.sv:97: $finish called at 67 (1s)
Done
```




#### **Full Adder**

```
[2025-10-28 03:53:35 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
a - 0 b - 0. cin - 0 sum - 0 cout - 0
a - 0 b - 0. cin - 1 sum - 1 cout - 0
a - 0 b - 1. cin - 0 sum - 1 cout - 0
a - 0 b - 1. cin - 1 sum - 0 cout - 1
a - 1 b - 0. cin - 0 sum - 1 cout - 0
a - 1 b - 0. cin - 1 sum - 0 cout - 1
a - 1 b - 1. cin - 0 sum - 0 cout - 1
a - 1 b - 1. cin - 0 sum - 0 cout - 1
Done
```

#### **Ripple Adder**

A = 2b'11

B= 2b'11



#### **Ripple Adder Testbench Logs**

```
[2025-10-28 05:50:07 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out a - 3 b - 3 sum 000000110 cout 00000011 a - 7 b - 10 sum 000010001( 17) cout 00001110 a - 123 b - 189 sum 100111000(312) cout 11111111

Done
```


## **FlipFlop**

Time Step	0	1	2	3	4	5	6	7	8	9	10	11	
DIN	O	Α	Α	Α									
ADDR		1	2	2	0	0	3	4	5	6	6	7	
WR		1		1									
RD		1	1		1		1	1	1	1	1	1	
RESETN													
DOUT						Α	Α	Α	Α	Α	Α	Α	A
ERRR			1	1		1	O	1	1	1	1	1	1

Previous valid read persists on dout port

```
[2025-10-28 18:35:06 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
         0 dout -
                   0 error - 0
Time -
Time -
        1 dout -
                   0 error - 1
                   0 error - 1
Time -
        2 dout -
Time -
         3 dout -
                   0 error - 0
Time -
         4 dout -
                   0 error - 1
Time -
         5 dout -
                   0 error - 0
Time -
         6 dout -
                   0 error - 1
Time -
        7 dout -
                   0 error - 1
Time -
        8 dout -
                   0 error - 1
Time -
       9 dout -
                   0 error - 1
Time -
        10 dout -
                   0 error - 1
Time -
        11 dout -
                   0 error - 1
testbench.sv:185: $finish called at 35 (1s)
Done
```


### **MULTI BIT FIFO**



#### **MULTI BIT FIFO**

Time Step	0	1	2	3	4	5	6	
DIN	0	5	3	6	6	O	O	
WR	O	1	1	1	1	O	O	
DOUT	-	O	5	5	3	6	6	0
FULL	-	O	O	1	1	1	1	1
EMPTY	-	1	O	1	1	1	1	1

Assert RUN



Assert RUN

Count = 0

#### **Dot Product**

Rstn	0	O	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	
Din	16h0	16h0	16h0	16h0	16h0	16h1	16h2	16h3	16h4	16h5	16h6	16h7	16h8	16h9	16hA	16hB	16hC	16hd	
Dout	-	O	O	0	0	O	0	0	O	0	O	16h20	16h20	16h20	16h20	16h20	16h20	16h10A	16h10A
Run	_	1	1	1	1	1	0	0	O	O	O	1	O	O	O	O	O	1	O
Internal Counte r		_	_	0	O	O	1	2	3	4	5	O	1	2	3	4	5	O	

Counter zeroed

Counters running

### **Binary To Thermometer**

0000\_0000

0(255) + 1(1)

0000\_0001

O(254) + 1(2)