
Sys-Verilog Questions Review

Some Solutions to questions from ChipIO-Dev

Counter




Counter



HDL Module

```
input logic clk,
input logic rstn , // active low - reset
input logic[7:0] n_ticks, // range 0 - 255
output logic[7:0] data_o, // registed output, Tx/RX pins are not registered ( a submodule )
 output logic watch_o
// Regs
logic[7:0] count_reg; // not used
 logic rstn_z;
 always @ (posedge clk or negedge rstn)
     begin
data_o <= 0;
    count_reg <= 8'h00;
watch_o <= 0;
end
     if (count_reg < n_ticks) begin
     count_reg <= count_reg + 1;
     data_o <= count_reg;
endmodule
```

Counter



HDL Testbench

```
module counter_tb;
logic clk_tb;
logic rstn_tb;
logic [7:0] n_ticks_tb;
logic [7:0] data_o_tb;
logic watch_tb;
 parameter TICKS = 8'd10;
parameter CLK_PERIOD = 2; // 2 ns
parameter CLK_PERIOD_DIV_2 = CLK_PERIOD/2; // 1 ns
  initial begin
  rstn_tb = 0;
#2 rstn_tb = 1;
  //Clock
                clk_tb = 0;
   forever #(CLK_PERIOD_DIV_2) clk_tb = ~clk_tb;
  // Routine
  initial begin
   n_ticks_tb = 8'd100;
  $display("Waiting for enable_signal to be high at time %Ot", $time);
   $display("Counter Enabled");
 // Monitor for every positive edge of signal_a always @(posedge clk_tb ) begin
  if (watch_tb) begin
   $display("posedge detected at time %0t", $time);
  // Instantiate DUT
  counter u0(
.clk(clk_tb),
   .rstn(rstn_tb),
   .n_ticks(n_ticks_tb),
   .data_o(data_o_tb),
   .watch_o(watch_tb)
```

Router



Connect (wire)









Recursion or calling the same hardware segment repeatedly

Log2(**5**)

Minimum number of bits represent 5?

$$Min = 2$$

$$5 > 2^2$$
 (increment) ____ ___

Log2(**4**)

Minimum number of bits represent 5?

$$Min = 2$$

$$4 \not< 2^2$$
 (perfect)

Log2 : Debug Results



Second Largest





Count	0	1	2	3	4	
Data_In	DO	D1	D2	D3	D4	
2nd Largest	0	0	2	2	2	3

-, **2** 3, **2** 3, **2** 3, **2** 7, **3**

Rounded Division





Generate Logic Blocks



Gray code

Vertical Delay:) $2^3 = 8cycle$ $2^2 = 4cycle$ $2^1 = 2cycle$ $2^0 = 1cycle$

$$2^3 = 8cycle$$

$$2^2 = 4cycle$$

$$2^1 = 2cycle$$

$$2^0 = 1$$
cycle

0	0	0	O
O	O	O	1
O	O	1	1
O	O	1	O
O	1	1	O



Parralel In -Serial Out



Parralel In -Serial Out

TB

`timescale 1ns/1ps
module parallel_to_serial_tb;
parameter DATA_WIDTH = 4;
parameter CLK_PERIOD = 2;
parameter CLK_PERIOD_DIV_2 = CLK_PERIOD / 2;
parameter N_PARALLEL_SAMPLES = 22;
parameter RST_VECTOR = {{1'b1},{6{1'b0}}, {1'b1}, {14{1'b0}}};
parameter ENABLE_VECTOR = {
{1{1'b1}},
{1{1'b0}},
{1{1'b1}},
{4{1'b0}},

Module

nescale 1ns/1ps
dule parallel_to_serial #(parameter DATA_WIDTH = 16) (
out clk,
out resetn,
out [DATA_WIDTH-1:0] din,
out din_en,
tput logic dout,
out rdy
gic [DATA_WIDTH - 1: 0] buffer, buffer2;
gic resetn_z;
gic rdy_z;
pedef enum {IDLE, SHIFT} fsm_t;

Serial to Parallel



Serial to Parallel (Simulation Concept)





Fibonacci



Count Ones

Architecture Similar to Linked List Gen Din_0 adderz $wire_0$ equal_width Gen Din_1 Din adderz data_width $wire_1$ equal_width $wire_{15}$ Dout (i.e. Count) adderz equal_width equal_width = log2(data_width)

Count Ones

```
[2025-10-21 23:50:16 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out index - 0 input - 3 n_ones - 2 index - 1 input - 5 n_ones - 2 index - 2 input - 8 n_ones - 1 testbench.sv:44: $finish called at 9 (1s)

Done
```

Gray Code to Binary (Width = 3)

