{"payload":{"header_redesign_enabled":false,"results":[{"id":"176906665","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"hedhyw/simple-4bit-cpu","hl_trunc_description":"Vivado project with example of simple 4bit CPU","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":176906665,"name":"simple-4bit-cpu","owner_id":19246753,"owner_login":"hedhyw","updated_at":"2019-03-21T09:00:31.523Z","has_issues":true}},"sponsorable":false,"topics":["cpu","mips","verilog","xilinx","vivado"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahedhyw%252Fsimple-4bit-cpu%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/hedhyw/simple-4bit-cpu/star":{"post":"Z9wqfDhfcO5Ur5DvAiOZ9SZnvURDMJSmu3C7sTtXSeTjMQkV7acM1EiChOmcZvog5E8I8Xg45zV8GmjUX0r35g"},"/hedhyw/simple-4bit-cpu/unstar":{"post":"x0tgg_ttntFHei2QSU_7jOqFo9cXh_Ma_690SPZRe4VltXcpYuW8BzmMXuX9NacqT4BAnC4SMiczfsR5QjQzew"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"oC66XfL9BV9L67q9zWZko7laXFKY6shRO5ytuEuUuOgas9Bx_bBGtk7WZYdMR2pbibEyr2q2vULgZT1fopGBoA"}}},"title":"Repository search results"}