


Project 6 Tutorial:

Create a filler cell:

- I) Design of Filler cell: Filler should have layers:
 - (i) **M1**, for VDD and GND with the **pin** and **label**
 - (ii) **NW**
 - (iii) **prBoundary** (boundary)



The width of filler should be equal to exactly **1 pitch (0.26 um)**. Make sure that the height of the filler is equal to the height of other cells in your library. Check only DRC.

II) Steps to generate .lef file:

i) Open virtuoso:


```
cd cad/gf65
```

```
. /proj/cad/startup/profile.ee7325
```

```
virtuoso &
```

ii) To export .lef (Before doing this, please generate abstract views of all your cells including DFF)


File -> Export -> LEF



Fill in the details

- LEF File Name: can give any name with .lef extension, I have given it as gf65.lef
- Library Name should be the name of your designed library
- Output Cell(s): Select all the cells in your library (including dff and filler).
- Output View(s): abstract

Click OK



Ignore the warnings, if you get errors then you are not doing it right.

You have now created a lef file, but you need to make some changes to your lef file so that Innovus understands your lef file.

- To see your generated lef file, open a new terminal and type the following:

```
cd cad/gf65
```

```
ls
```

```
gedit gf65.lef
```

- Delete lines 1 to (END VRX_M1) and replace it with contents of “gf65_tlef.lef” file.

In gf65_tlef.lef, at line 304 and 326, change this encircled number to your cell height.


```
300 SITE CoreSite
301     CLASS      CORE ;
302     SYMMETRY    Y ;
303     SYMMETRY    X ;
304     SIZE        0.260 BY 4.94
305 END CoreSite
306
307 SITE TDCoverSite
308     CLASS      CORE ;
309     SIZE        0.0500 BY 0.0500 ;
310 END TDCoverSite
311
312 SITE SBlockSite
313     CLASS      CORE ;
314     SIZE        0.0500 BY 0.0500 ;
315 END SBlockSite
316
317 SITE PortCellSite
318     CLASS      PAD ;
319     SIZE        0.0500 BY 0.0500 ;
320 END PortCellSite
321
322 SITE Core
323     CLASS      CORE ;
324     SYMMETRY    Y ;
325     SYMMETRY    X ;
326     SIZE        0.260 BY 4.94
327 END Core
```

Now your lef file is ready.

III) Create .lib and .db file

All .lib files need to be combined, the combined .lib file should have 1 set of all lut(s). Delete VDD and VSS pin information before creating a .db file.

```
library gf65 {  
    delay_model : table_lookup ;  
    library_features(report_delay_calculation, report_power_calculation);  
    time_unit : 1ns ;  
    voltage_unit : 1V ;  
    current_unit : 1mA ;  
    capacitive_load_unit(1, pf);  
    pulling_resistance_unit : 1ohm ;  
    leakage_power_unit : 1uW ;  
    input_threshold_pct_fall : 50 ;  
    input_threshold_pct_rise : 50 ;  
    output_threshold_pct_fall : 50 ;  
    output_threshold_pct_rise : 50 ;  
    slew_derate_from_library : 1 ;  
    slew_lower_threshold_pct_fall : 20 ;  
    slew_lower_threshold_pct_rise : 20 ;  
    slew_upper_threshold_pct_fall : 80 ;  
    slew_upper_threshold_pct_rise : 80 ;  
    nom_process : 1 ;  
    nom_temperature : 0 ;  
    nom_voltage : 1 ;  
    default_cell_leakage_power : 0 ;  
    default_fanout_load : 1 ;  
    default_inout_pin_cap : 1 ;  
    default_input_pin_cap : 1 ;  
    default_leakage_power_density : 0 ;  
    default_output_pin_cap : 0 ;  
  
    operating_conditions gf65 {  
        process : 1 ;  
        temperature : 0 ;  
        voltage : 1 ;  
    }  
}
```



The diagram consists of two blue arrows. The first arrow originates from the text 'gf65' in the line 'library gf65 {' and points to the text 'Name your .lib file'. The second arrow originates from the text 'gf65' in the line 'operating_conditions gf65 {' and also points to the same text 'Name your .lib file'.

Name your .lib file

Now, create a .db file using Synopsys lc shell. (Ignore the warnings)

```
lc_shell> read_lib gf65.lib
Reading '/home/eng/v/vks160030/cad/gf65/siliconsmart_gf65/gf65.lib' ...
Warning: Line 1, The default_operating_conditions is not defined. operating_conditions 'gf65' is set
as the default_operating_conditions. (LBDB-663)
Warning: Line 1, No default 'normalized_driver_waveform' group defined in 'library'. (LBDB-788)
Warning: Overwriting an old technology library '/home/eng/v/vks160030/cad/gf65/siliconsmart_gf65/gf65.db' file with a new one. (UIL-2)
1
lc_shell> write_lib gf65 -format db -output gf65.db
Wrote the 'gf65' library to '/home/eng/v/vks160030/cad/gf65/siliconsmart_gf65/gf65.db' successfully
1
lc_shell>
```

iv) Create synthesized verilog (.v) using gf65.db (Similar to project2), and remember to add header.v to your synthesized verilog file.

Now you have the required files to import your designs into Innovus.


v) Steps to start Innovus:

1) Create a new directory for Innovus in your gf65:

```
cd cad/gf65
mkdir innovus
cd innovus
```

2) Invoke Innovus

```
./proj/cad/startup/profile.ee7325
innovus
```



Cadence Innovus Tutorial


- Innovus is an automatic placement and routing tool, before starting Innovus, you should have .lef (library exchange file) and .v (synthesized netlist from Design Vision) file ready.

Step1: Import Design:

Note: Remove or comment-out “assign” statements in the header part of your synthesized verilog file (.v). If you don't do this, your design won't be imported into Innovus.

In Innovus GUI Click **File -> Import Design**


Fill in details as shown in the image.



Make sure the names you give in Power Nets and Ground Nets are same as that you have already given in schematic and layout.

Click OK

If you do not have any error then you should be able to see the imported outline as shown in the image below:



Step2: Floorplanning


Floorplan -> Specify Floorplan

In the **Basic** tab, fill in the details as shown in image:

The image shows the 'Specify Floorplan' dialog box in the 'Basic' tab. The 'Design Dimensions' section is active. The 'Specify By' options are 'Size' (selected) and 'Die/IO/Core Coordinates'. Under 'Size', 'Core Size by:' is selected, and 'Aspect Ratio' is set to 1. 'Core Utilization' is set to 0.7. 'Cell Utilization' is set to 0.699899. 'Dimension' is set to Width: 634.78, Height: 617.1. 'Die Size by:' is set to Width: 644.98, Height: 627.3. 'Core Margins by:' is set to 'Core to IO Boundary'. 'Core to Left' is 5, 'Core to Top' is 5, 'Core to Right' is 5, and 'Core to Bottom' is 5. 'Die Size Calculation Use:' is set to 'Min IO Height'. 'Floorplan Origin at:' is set to 'Lower Left Corner'. The 'Unit' is 'Micron'. The 'OK' button is highlighted in red.

In the **Advanced** tab: Under the heading **Standard Cell Rows**, change **Double-back Rows** (as shown in picture).

Row Spacing: Your cell height; Change **For Every** to **1**;



Click OK

After floorplanning, your Innovus will look like this. (You can use key **F** to zoom fit)



Step 3: Power/ Ground

i) Power -> Connect Global Nets

Under the heading **Power Ground Connection**, In **Connect** select **Tie High**;

In **Scope** select **Apply All**;

At **To Global Net**, type **VDD!**

Click on **Add to List**

You will see **VDD!:TIEHI:*All** in **Connection List** (top left corner)


Similarly, under the heading **Power Ground Connection**, In **Connect** select **Tie Low**;

In **Scope** select **Apply All**;

At **To Global Net**, type **GND!**

Click on **Add to List**

You will see **GND!:TIELO:*All** in **Connection List** (top left corner)



Click **Apply**, go to Innovus command window and check if you have any errors, and close the **Global Net Connections** window. If you have errors in the Innovus command window, you have not imported the design properly.

- ii) **Add Rings:**
Power -> Power Planning -> Add Rings

Add Rings

Basic Advanced Via Generation Mode Preview

Net(s): GND! VDD!


Ring Type

- ☒ Core ring(s) contouring
 - Around core boundary ▾ ☐ Exclude selected objects
- ☐ Block ring(s) around
 - Each block ▾
- ☐ User defined coordinates: Core ring ▾

Ring Configuration

	Layer:	Width:	Spacing:	Offset:
Top:	M1(1) H ▾	0.2	0.2	0.78
Bottom:	M1(1) H ▾	0.2	0.2	0.78
Left:	M2(2) V ▾	0.2	0.2	0.78
Right:	M2(2) V ▾	0.2	0.2	0.78

☐ Offset: Center in channel



Make sure your power and ground net names **VDD!** **GND!** appear in the Net(s) window (you can select the net names with the browse button beside) select and add the **Possible Nets** to **Chosen Nets**. Click **OK**


Set the Width to **0.2**, the Spacing to **0.2**, and Offset to **0.78**.

Click **OK**

Step 4: Placement:

i) Standard Cell placement:

Place -> Place Standard Cell




Click on **Mode**.

In **Congestion Effort** -> Select **Medium**


Check only **Place IO Pins**



Click **OK** (twice)




Zoom in (right click and drag the area you want to zoom in) to check if all the pins are in straight line.




ii) **Filler Placement:**


Place -> Physical Cell -> Add Filler

Click on **Select** (the one in front of Cell Name), Click on **filler** (under **Cell List**) and click **Add**. Click **Close**.




Click **OK**.






Zoom in to check if each and every blank space in the core area is filled with the filler



The placement step is completed, your design is ready for routing.

Step 5: Routing:

Route -> NanoRoute -> Route




The image shows the NanoRoute routing configuration dialog box. It is divided into several sections:

- Routing Phase:** Includes checkboxes for ☒ Global Route and ☒ Detail Route. It also has input fields for Start Iteration (default) and End Iteration (default). Below these are checkboxes for Post Route Optimization, Optimize Via, and Optimize Wire.
- Concurrent Routing Features:** Includes checkboxes for ☒ Fix Antenna, ☐ Insert Diodes, ☐ Timing Driven, ☐ SI Driven, ☐ Post Route SI, ☐ Litho Driven, and ☐ Post Route Litho Repair. It also has a Diode Cell Name input field, a Congestion slider set to 5, a Timing dropdown set to S.M.A.R.T., and an SI Victim File input field with a folder icon.
- Routing Control:** Includes checkboxes for ☐ Selected Nets Only, ☐ ECO Route, and ☐ Area Route. It has input fields for Bottom Layer (default) and Top Layer (default), an Area input field, and a Select Area and Route button.
- Job Control:** Includes a checked ☒ Auto Stop checkbox. It has input fields for Number of Local CPU(s) (1), Number of CPU(s) per Remote Machine (1), and Number of Remote Machine(s) (0). There is also a Set Multiple CPU... button.

At the bottom of the dialog are buttons for OK, Apply, Attribute, Mode..., Save, Load, Cancel, and Help.

Click **OK**

This step can take anywhere between **1 to 5 minutes** depending on the complexity of your design.




Routing is done now.

Next steps is to save the design.

➤ **Saving Schematic:**

File -> Save -> Netlist



Click **Save**

➤ **Saving Layout**

File -> Save -> DEF



Remember to check the boxes shown above in the picture, and change the

Output DEF Version to 5.6

Click OK

Importing Schematic and Layout into Cadence Virtuoso

Open Virtuoso in a new terminal

```
cd cad/gf65  
. /proj/cad/startup/profile.ee7325  
Virtuoso&
```

- Create a new library to import your new design
(<https://personal.utdallas.edu/~Xiangyu.Xu/gf65/#2-create-a-design-library>)

Remove/ delete the files (cdsinfo.tag and data.tm) from your new library.

- **Importing Layout:**
 - **File -> Import -> LEF**

LEF File Name: Path of your LEF file generated earlier.

Target Library Name: new library name (created to import your design)

Target Library Path: Path of your new library

Reference Technology Libraries: Name of your Standard Cell Library (the library which comprises all your standard cells with all views: Schematic, Layout, Abstract, Symbol)

Macro Target View Name: layout

Virtuoso(R) LEF In

LEF File Name: /home/eng/v/vks160030/cad/gf65/1x.lef

Target Library Name: my_design

overwrite: ☐ Share Library: ☐

Target Library Path: /home/eng/v/vks160030/cad/gf65

Target Tech Library Name:

Target Tech Library Path:

Ref. Technology Libraries: 65nm_1x

Macro Target View Name: layout

Log File Name:

Layer Map File Name:

☐ Use Template File ☒ Use GUI Fields

Template File Name:

Save Template File Name:

Comment Char:

Pin Purpose:

Text Layer Name:

Text Height:

Map Conflict: ☐

OK Cancel Defaults Apply Help

Click OK (Ignore the 7 warnings, but if you get errors, you are doing something wrong)

- **File -> Import -> DEF**

DEFIn File Name: Path of your DEF file generated from Innovus.

Target Library Name: new library name (created to import your design)

Reference Technology Libraries: Name of your Standard Cell Library (the library which comprises all your standard cells with all views: Schematic, Layout, Abstract, Symbol)

Target Cell Name: name of the top module of your design

Target View Name: layout

Click OK (you should not get any warnings or errors)

Virtuoso(R) DEF In

DEFIn File Name:

Target Library Name:

Ref. Technology Libraries:

Create a module hierarchy from hierarchical names: ☐ Share Library: ☐

New Library: ☐

Technology From Library:

Target Cell Name:

Target View Name:

Component View List:

Master Library List:

Overwrite Design: ☐ Create CustomVias only: ☐

Log File Name:

☐ Use Template File ☒ Use GUI Fields

Template File Name:

Save Template File Name:

Comment Char:

Pin Purpose:

Do not create any routing data: ☐

Layer Map File Name:

OK Cancel Defaults Apply Help


➤ Importing Schematic

File -> Import -> Verilog

Target Library Name: new library name (created to import your design)

Reference Libraries: Name of your Standard Cell Library (the library which comprises all your standard cells with all views: Schematic, Layout, Abstract, Symbol)

Verilog Files to Import: Path of your .v (netlist) file generated from Innovus.




Click OK (Importing schematic can take up to 5 mins)

- Check your new library, it should have all your standard cell with symbol and layout views. Your complete design should have symbol, schematic and layout views.


Note: Copy all your schematic view from your standard cell library to new library, if you don't do this, LVS check won't start

- After you open the layout of your design
Tools -> Remaster Instances





Click OK

- **Edit -> Hierarchy -> Flatten**



Click Ok

- You should now be able to see your complete design as shown in the pictures below:



- Perform DRC, LVS and PEX.
- After you get a DRC and LVS clean design, move to the PrimeTime tutorial given on the webpage.

Steps to do in order to pass LVS:

- 1) Make sure all the lower-case nets names in your verilog file are replaced by any other net name. For example: Your “.v” file might have a net n100 and also N100. You can replace n100 by m100. This has to be done because Calibre is not case sensitive. It thinks n100 and N100 are same nets, but they aren’t.**
- 2) If you have pin labels and pins layers, delete them all (all input, output, VDD, GND). Innovus marks them all as nets while routing, and Calibre throws an error if you have extra pin or label.**
- 3) Add labels to your final design I/O pins (make sure to select the correct metal layer while adding labels to your I/O)**
- 4) Extend your VDD and GND metal layer to the VDD and GND rings respectively, do this to all your rows. Now, add labels “vdd!” and “gnd!” to your rings.**

After making these changes you should be able to get a clean LVS!!