Abstract View Generation

Example shown is for inverter. It's better if you generate Abstract view after you are done drawing all layouts of project 4.

1) After opening Virtuoso in your terminal, type "abstract &" in the same terminal.

abstract &


The window shown below opens

the CLS_CLSBD_CONNECT_TIMEOUT environment variable.


the ".cdslck" lock file. The connect timeout length can be set using



2) Click on File -> Open




3) Select your own designed library




Click OK

4) Make sure to select Core on the left side, Click on Pins as shown below




Following window pops up




Click Run

Ignore the warnings.


5) Click on Extract






Click Run

6) Click on Abstract






Click Run

After completing Abstract generation, this is how the window looks:



Ignore all warnings.

7) Go to **Library Manager** in your Virtuoso window and check the abstract view.



8) Your abstract should look similar to the one shown below