### riscv\_id\_stage

```
input clk,
                                                      // Jumps and branches
 input rst_n,
                                                       output branch_in_ex_o, //To ex stage & CSR
                                                       input branch decision i, //From EX stage
 input test_en_i,
                                                      input ex_ready_i, // from EX stage
 input fetch_enable_i,
 output ctrl_busy_o,
                                                       output id_valid_o,
                                                                          // To CSR
 output is_decoding_o,
                                                      input ex_valid_i,
 // Interface to IF stage
                                                       input wb_valid_i,
 input [N_HWLP-1:0] hwlp_dec_cnt_i,
 input is_hwlp_i,
                                                       // Pipeline ID/EX
 input instr_valid_i,
                                                      output [31:0] pc_ex_o,
 input [31:0] instr_rdata_i,
 output instr_req_o,
                                                       output [31:0] alu_operand_a_ex_o,
 output [31:0] jump_target_o,
                                                       output [31:0] alu_operand_b_ex_o,
                                                       output [31:0] alu_operand_c_ex_o,
 // From ID to IF stage signals
                                                       output [4:0] bmask_a_ex_o,
 output clear instr valid o,
                                                       output [4:0] bmask_b_ex_o,
 output pc_set_o,
                                                       output [1:0] imm_vec_ext_ex_o,
 output [2:0] pc_mux_o,
                                                       output [1:0] alu_vec_mode_ex_o,
 output [1:0] exc_pc_mux_o,
 output [4:0] exc_vec_pc_mux_o,
                                                       output [4:0] regfile_waddr_ex_o,
                                                       output regfile_we_ex_o,
 // From IF to ID
 input illegal_c_insn_i,
                                                      output [4:0] regfile_alu_waddr_ex_o,
 input is_compressed_i,
                                                       output regfile_alu_we_ex_o,
 input [31:0] pc_if_i,
 input [31:0] pc_id_i,
                                                       // ALU
                                                       output [ALU_OP_WIDTH-1:0] alu_operator_ex_o,
 // Stalls
 output halt_if_o,
                   // to IF stage
                                                      // MUL
 output id_ready_o, // to IF stage
                                                      output [2:0] mult_operator_ex_o,
 input if_ready_i,
                                                       output [31:0] mult_operand_a_ex_o,
 input if_valid_i,
                                                       output [31:0] mult_operand_b_ex_o,
                                                      output [31:0] mult_operand_c_ex_o,
// hwloop signals from CS register
                                                      output mult_en_ex_o,
input [N_HWLP_BITS-1:0] csr_hwlp_regid_i,
                                                       output mult_sel_subword_ex_o,
                                                      output [1:0] mult_signed_mode_ex_o,
input [2:0] csr_hwlp_we_i,
input [31:0] csr hwlp data i,
                                                       output [4:0] mult_imm_ex_o,
// Interface to load store unit
                                                       output [31:0] mult_dot_op_a_ex_o,
output data_req_ex_o,
                                                       output [31:0] mult_dot_op_b_ex_o,
output data_we_ex_o,
                                                       output [31:0] mult_dot_op_c_ex_o,
output [1:0] data_type_ex_o,
                                                       output [1:0] mult_dot_signed_ex_o,
output data_sign_ext_ex_o,
output [1:0] data_reg_offset_ex_o,
                                                       // CSR ID/EX
output data_load_event_ex_o,
                                                       output csr_access_ex_o,
                                                       output [1:0] csr_op_ex_o,
output data_misaligned_ex_o,
output prepost_useincr_ex_o,
input data_misaligned_i,
                                                       // hwloop signals
                                                       output [N HWLP-1:0] [31:0] hwlp start o,
                                                      output [N_HWLP-1:0] [31:0] hwlp_end_o,
// Interrupt signals
                                                      output [N_HWLP-1:0] [31:0] hwlp_cnt_o,
input [31:0] irg i,
input irq_enable_i,
output [5:0] exc_cause_o,
                                                      // Debug Unit Signals
                                                       input [DBG_SETS_W-1:0] dbg_settings_i,
output save_exc_cause_o,
output exc_save_if_o,
                                                       input dbg_req_i,
output exc_save_id_o,
                                                       output dbg_ack_o,
output exc_restore_id_o,
                                                       input dbg_stall_i,
                                                       output dbg_trap_o,
input lsu_load_err_i,
                                                       input dbg_reg_rreq_i,
input lsu_store_err_i,
                                                       input [4:0] dbg_reg_raddr_i,
                                                      output [31:0] dbg_reg_rdata_o,
// Forward Signals
input [4:0] regfile_waddr_wb_i,
                                                       input dbg_reg_wreq_i,
input regfile_we_wb_i,
                                                       input [4:0] dbg_reg_waddr_i,
input [31:0] regfile wdata wb i,
                                                       input [31:0] dbg_reg_wdata_i,
input [4:0] regfile_alu_waddr_fw_i,
                                                       input dbg_jump_req_i,
input regfile_alu_we_fw_i,
input [31:0] regfile_alu_wdata_fw_i,
                                                       // Performance Counters
                                                       output perf_jump_o,
// from ALU
                                                       output perf_jr_stall_o,
input mult_multicycle_i,
                                                       output perf_ld_stall_o
```

| riscv_register_file  cluster_clock_gating |   |
|---|---|
| <b>A</b>                                  |   |
| riscv_decoder                             |   |
|   |   |
| riscv_controller                          |   |
|   | 1 |
| riscv_exc_controller                      |   |
|   | 1 |
| riscv_hwloop_regs                         |   |
|   |   |

```
input test_en_i,
                                    riscv_register_file
//Read port R1
input [ADDR_WIDTH-1:0] raddr_a_i,
//Read port R2
input [ADDR_WIDTH-1:0] raddr_b_i,
                                      output [DATA_WIDTH-1:0] rdata_a_o,
//Read port R3
                                      output [DATA WIDTH-1:0] rdata b o,
input [ADDR_WIDTH-1:0] raddr_c_i,
                                      output [DATA_WIDTH-1:0] rdata_c_o,
// Write port W1
input [ADDR_WIDTH-1:0] waddr_a_i,
input [DATA_WIDTH-1:0] wdata_a_i,
input we_a_i,
// Write port W2
input [ADDR_WIDTH-1:0] waddr_b_i,
input [DATA_WIDTH-1:0] wdata_b_i,
input we b i
```

```
riscv decoder
```

```
// singals running to/from controller
                                                   // singals running to/from controller
input deassert_we_i,
                                                   output illegal_insn_o,
input data_misaligned_i,
                                                   output ebrk_insn_o,
input mult_multicycle_i,
                                                   output eret_insn_o,
// from IF/ID pipeline
                                                   output ecall_insn_o,
input [31:0] instr_rdata_i,
                                                   output pipe_flush_o,
input illegal_c_insn_i,
                                                   output rega_used_o,
                                                   output regb_used_o,
                                                   output regc_used_o,
// register file related signals
                                                   output bmask_needed_o,
output regfile_mem_we_o,
                                                   output [0:0] bmask_a_mux_o,
output regfile_alu_we_o,
                                                   output [1:0] bmask_b_mux_o,
output regfile_alu_waddr_sel_o,
                                                   // ALU signals
// CSR manipulation
                                                   output [ALU_OP_WIDTH-1:0] alu_operator_o,
output csr_access_o,
                                                   output [1:0] alu_op_a_mux_sel_o,
output [1:0] csr_op_o,
                                                   output [1:0] alu_op_b_mux_sel_o,
// LD/ST unit signals
                                                   output [1:0] alu_op_c_mux_sel_o,
output data_req_o,
                                                   output [1:0] alu_vec_mode_o,
output data_we_o,
                                                   output scalar_replication_o,
output prepost_useincr_o,
                                                   output [0:0] imm_a_mux_sel_o,
output [1:0] data_type_o,
                                                   output [3:0] imm_b_mux_sel_o,
output data_sign_extension_o,
                                                   output [1:0] regc_mux_o,
output [1:0] data_reg_offset_o,
                                                   // MUL related control signals
output data_load_event_o,
                                                   output [2:0] mult_operator_o,
// hwloop signals
                                                   output mult_int_en_o,
output [2:0] hwloop_we_o,
                                                   output mult_dot_en_o,
output hwloop_target_mux_sel_o,
                                                   output [0:0] mult_imm_mux_o,
output hwloop_start_mux_sel_o,
                                                   output mult_sel_subword_o,
output hwloop_cnt_mux_sel_o,
                                                   output [1:0] mult_signed_mode_o,
// jump/branches
                                                   output [1:0] mult_dot_signed_o,
output [1:0] jump_in_dec_o,
output [1:0] jump_in_id_o,
output [1:0] jump_target_mux_sel_o
```

riscv\_controller

riscv\_exc\_controller

riscv\_hwloop\_regs

#### riscv register file

#### riscv decoder

### riscv\_controller

```
input fetch_enable_i,
// decoder related signals
input illegal_insn_i,
input eret insn i,
input pipe_flush_i,
input rega_used_i,
input regb_used_i,
input regc_used_i,
// from IF/ID pipeline
input instr_valid_i,
input [31:0] instr_rdata_i,
// LSU
input data_req_ex_i,
input data_misaligned_i,
input data_load_event_i,
// from ALU
input mult multicycle i,
// jump/branch signals
input branch_taken_ex_i,
input [1:0] jump_in_id_i,
input [1:0] jump_in_dec_i,
// Exception Controller Signals
input exc_req_i,
// Debug Signals
input dbg_req_i,
input dbg_stall_i,
input dbg_jump_req_i,
// Forwarding signals from regfile
input [4:0] regfile_waddr_ex_i,
input regfile_we_ex_i,
input [4:0] regfile_waddr_wb_i,
input regfile_we_wb_i,
input [4:0] regfile_alu_waddr_fw_i,
input regfile_alu_we_fw_i,
// forwarding detection signals
input reg_d_ex_is_reg_a_i,
input reg_d_ex_is_reg_b_i,
input reg_d_ex_is_reg_c_i,
input reg_d_wb_is_reg_a_i,
input reg_d_wb_is_reg_b_i,
input reg_d_wb_is_reg_c_i,
input reg_d_alu_is_reg_a_i,
input reg_d_alu_is_reg_b_i,
input reg_d_alu_is_reg_c_i,
// stall signals
input id_ready_i,
input if_valid_i,
input ex_valid_i,
input wb_valid_i,
```

```
output ctrl_busy_o,
output is_decoding_o,
// decoder related signals
output deassert_we_o,
// from prefetcher
output instr_req_o,
// to prefetcher
output pc_set_o,
output [2:0] pc_mux_o,
// Exception Controller Signals
output exc_ack_o,
output exc_save_if_o,
output exc_save_id_o,
output exc_restore_id_o,
// Debug Signals
output dbg_ack_o,
// forwarding signals
output [1:0] operand_a_fw_mux_sel_o,
output [1:0] operand_b_fw_mux_sel_o,
output [1:0] operand_c_fw_mux_sel_o,
// stall signals
output halt_if_o,
output halt_id_o,
output misaligned_stall_o,
output jr_stall_o,
output load_stall_o,
// Performance Counters
output perf_jump_o,
output perf_jr_stall_o,
output perf_ld_stall_o
```

riscv\_exc\_controller

### riscv\_register\_file

### riscv\_decoder

4

riscv\_controller

## riscv\_exc\_controller

// handshake signals to controller input ack\_i,
// interrupt lines
input [31:0] irq\_i,
input irq\_enable\_i,
// from decoder
input ebrk\_insn\_i,
input illegal\_insn\_i,
input ecall\_insn\_i,
input eret\_insn\_i,
input lsu\_load\_err\_i,
input lsu\_store\_err\_i,
// from debug unit
input [DBG\_SETS\_W-1:0] dbg\_settings\_i

// handshake signals to controller output req\_o,

output trap\_o,
// to IF stage
output [1:0] pc\_mux\_o,
output [4:0] vec\_pc\_mux\_o,

// to CSR output [5:0] cause\_o, output save\_cause\_o,

# riscv\_hwloop\_regs

// from ex stage
input [31:0] hwlp\_start\_data\_i,
input [31:0] hwlp\_end\_data\_i,
input [31:0] hwlp\_ent\_data\_i,
input [2:0] hwlp\_we\_i,
input [N\_REG\_BITS-1:0]
hwlp\_regid\_i,

// from controller
input valid\_i,

// from hwloop controller
input [N\_REGS-1:0]
hwlp\_dec\_cnt\_i,

// to hwloop controller output [N\_REGS-1:0] [31:0] hwlp\_start\_addr\_o, output [N\_REGS-1:0] [31:0] hwlp\_end\_addr\_o, output [N\_REGS-1:0] [31:0] hwlp\_counter\_o