

riscv_compressed_decoder

output is_compressed_o input [31:0] instr_i

output [31:0] instr_o output illegal_instr_o

riscv_hwloop_controller

// from id stage // to hwloop_regs

input [31:0] current_pc_i, output [N_REGS-1:0] hwlp_dec_cnt_o,

// from hwloop regs // to id stage

input [N_REGS-1:0] [31:0] hwlp_start_addr_i, output hwlp_jump_o,

input [N_REGS-1:0] [31:0] hwlp_end_addr_i, output [31:0] hwlp_targ_addr_o input [N_REGS-1:0] [31:0] hwlp_counter_i,

// from pipeline stages input [N_REGS-1:0] hwlp_dec_cnt_id_i,

riscv_prefetch_buffer

output valid_o, input clk,

output [31:0] rdata_o, input rst_n, output [31:0] addr_o,

output is_hwlp_o,

input req_i,

// goes to input branch_i,

//instruction memory / cache input [31:0] addr_i,

output instr_req_o,

input hwloop_i, output [31:0] instr_addr_o, input [31:0] hwloop_target_i,

// Prefetch Buffer Status input ready_i,

output busy_o

input instr_gnt_i,

input [31:0] instr_rdata_i, input instr_rvalid_i,

riscv_fetch_fifo

input clk, output in_ready_o,

input rst_n,

output out_valid_o,

input clear_i, output [31:0] out_rdata_o,

output [31:0] out_addr_o, input [31:0] in_addr_i, input [31:0] in_rdata_i,

input in_valid_i, output out_valid_stored_o,

output out_is_hwlp_o input in_replace2_i,

input in_is_hwlp_i, input out_ready_i,